- Jun 26, 2015
-
-
Eric Kooistra authored
-
Eric Kooistra authored
Default set bg_src_out_arr and mux_src_out_arr to c_dp_sosi_rst when they are not used, to avoid X in out_sosi_arr.
-
Eric Kooistra authored
-
Zanting authored
-
Kenneth Hiemstra authored
-
Kenneth Hiemstra authored
-
Kenneth Hiemstra authored
-
Kenneth Hiemstra authored
-
Kenneth Hiemstra authored
-
Eric Kooistra authored
-
- Jun 25, 2015
-
-
Zanting authored
-
Pepping authored
-
Pepping authored
-
Pepping authored
-
Pepping authored
-
Pepping authored
-
Pepping authored
-
Pepping authored
-
Pepping authored
-
Pepping authored
-
Pepping authored
-
Pepping authored
No commit message
-
Pepping authored
-
Pepping authored
-
Pepping authored
-
Pepping authored
-
Pepping authored
-
Pepping authored
-
Pepping authored
-
Eric Kooistra authored
Removed dvr_clk, because it is the mm_clk. Fixed use g_cross_domain_dvr_ctlr = TRUE to get between mm_clk and ctlr_clk_in.
-
Eric Kooistra authored
-
Eric Kooistra authored
Removed clock domain crossing logic for this control register, because that is done by io_ddr_cross_domain.vhd in io_ddr.vhd. Removed cal_fail and cal_ok, because these are already available via the io_ddr status register.
-
Pepping authored
-
Pepping authored
-
Eric Kooistra authored
-
Eric Kooistra authored
-
Pepping authored
-
Pepping authored
-
Pepping authored
-
Pepping authored
-