Commits · 878ceca57237f4cd57d7bbe6b3fb49553b99a10c · RTSD / HDL · GitLab

Snippets Groups Projects

Sep 30, 2015
- IP for 16GB DDR3 So-Dimm modules added · 878ceca5
  Zanting authored 9 years ago
  
  878ceca5
- IP for 16GB DDR3 So-Dimm modules added · 4750ad20
  Zanting authored 9 years ago
  
  4750ad20
Sep 28, 2015
- IP for 16GB DDR3 So-Dimm modules added · 67c8bcec
  Zanting authored 9 years ago
  
  67c8bcec
Sep 25, 2015
- can choose now ddr4 1600 or 2000 · fda9eccc
  Kenneth Hiemstra authored 9 years ago
  
  fda9eccc
Aug 18, 2015
- added ddr4_4g_2000 IP · 08d9a16e
  Kenneth Hiemstra authored 9 years ago
  
  08d9a16e
Aug 13, 2015
- changed c_tech_ddr4_max to use a dual rank DDR4 as single rank (see · e39ca9bd
  Kenneth Hiemstra authored 9 years ago
  e39ca9bd
- using a dual rank DDR4 but the IP is single rank: disabling 2nd rank by · 0e2b1046
  Kenneth Hiemstra authored 9 years ago
  0e2b1046
Jun 26, 2015
- Improved legenda of cs_w and cs_w_w in table. · 3f0a25a0
  Eric Kooistra authored 10 years ago
  
  3f0a25a0
Jun 24, 2015
- -Removed unused signals and constants. · 588a8417
  Daniel van der Schuur authored 10 years ago
  
  588a8417
- -Changed name of generate and instance name to match entity name to ease wave · d2af806a
  Daniel van der Schuur authored 10 years ago
  d2af806a
Jun 23, 2015
- Default mts=1600 for DDR4 sim models · bf002039
  Eric Kooistra authored 10 years ago
  
  bf002039
- Use dedicated MB ref_clk input instead of via t_tech_ddr4_phy_in. · 109f99ce
  Eric Kooistra authored 10 years ago
  
  109f99ce
Jun 15, 2015
- added the required ref_clk to the IN record for ddr4 · ea595fc2
  Kenneth Hiemstra authored 10 years ago
  
  ea595fc2
Jun 12, 2015
- Moved DDR sim model to sim_ddr.vhd. · 201f8808
  Eric Kooistra authored 10 years ago
  
  201f8808
- Connected cal_ok and cal_fail.diff · c85011f5
  Eric Kooistra authored 10 years ago
  
  c85011f5
- Added c_tech_ddr3_sim_* and c_tech_ddr4_sim_* constants. Added func_tech_sel_ddr() for boolean. · a0a9e860
  Eric Kooistra authored 10 years ago
  
  a0a9e860
Jun 09, 2015
- original func_tech_ddr_ctlr_data_w() function but needs fix for DDR4 · 61aa2a1f
  Kenneth Hiemstra authored 10 years ago
  
  61aa2a1f
Jun 08, 2015
- Moved ip_arria10_ddr4_mem_model_141 library to hdl_lib_uses_sim section. · da9bf9bc
  Eric Kooistra authored 10 years ago
  
  da9bf9bc
Jun 05, 2015
- [temporary fix] for Quartus compilation. Agree on width in · 27875325
  Kenneth Hiemstra authored 10 years ago
  27875325
May 20, 2015
- Updated all IP related files to match Quartus 15.0 which uses libraries with... · 6237fca5
  Eric Kooistra authored 10 years ago
  6237fca5
May 06, 2015
- -Added fast behavioural model to tech_ddr.vhd; · cb21fc96
  Daniel van der Schuur authored 10 years ago
  cb21fc96
May 01, 2015
- ip_stratixiv_ddr3_mem_model only for simulation · 13681134
  Kenneth Hiemstra authored 10 years ago
  
  13681134
Apr 29, 2015
- Fixed connections to single rank memory · ade1b60b
  Zanting authored 10 years ago
  
  ade1b60b
Apr 24, 2015
- Updated c_tech_ddr3_max · a4f69684
  Zanting authored 10 years ago
  
  a4f69684
Apr 22, 2015
- Added DDR3 single rank master and slave · 1188f0b9
  Zanting authored 10 years ago
  
  1188f0b9
- Added DDR3 single rank master and slave · 0b1592e6
  Zanting authored 10 years ago
  
  0b1592e6
Apr 17, 2015
- Moved build_dir_sim and build_dir_synth keys from local hdllib.cfg to central hdltool.cfg · 7053afa9
  Eric Kooistra authored 10 years ago
  
  7053afa9
Apr 08, 2015
- connected cal_ok and fail · d55d0ad2
  Pepping authored 10 years ago
  
  d55d0ad2
- Added array types · 1fcaa2e3
  Pepping authored 10 years ago
  
  1fcaa2e3
- Removed internal DDR memory model (now needs to be instantiated in tb). Use... · 8e1a6162
  Eric Kooistra authored 10 years ago
  8e1a6162
- Removed g_use_ddr_memory_model so the DDR memory model code is not seen/needed... · 7095b485
  Eric Kooistra authored 10 years ago
  7095b485
- Removed g_use_ddr_memory_model so the DDR memory model code is not seen/needed... · d51f8638
  Eric Kooistra authored 10 years ago
  d51f8638
- Rename ctlr_ref_clk into ref_clk to have simpler and more clear name. · f1cda4e0
  Eric Kooistra authored 10 years ago
  
  f1cda4e0
Mar 25, 2015
- Renamed g_sim into g_use_ddr_memory_model. · 80ba2261
  Eric Kooistra authored 10 years ago
  
  80ba2261
- Updated description of g_sim. · fc437369
  Eric Kooistra authored 10 years ago
  
  fc437369
Mar 17, 2015
- new key in use 'hdl_lib_excludes' · d8b4fb72
  Kenneth Hiemstra authored 10 years ago
  
  d8b4fb72
Mar 11, 2015
- splitted the terminationcontrol lines from the record types... · ed82dce7
  Kenneth Hiemstra authored 10 years ago
  ed82dce7
Feb 20, 2015
- Added g_sim because memory model should not be included in the synthesis · b02115b8
  Zanting authored 10 years ago
  
  b02115b8
Feb 13, 2015
- Renamed key hdl_lib_uses into hdl_lib_uses_synth and added new key... · ee68785f
  Eric Kooistra authored 10 years ago
  ee68785f
Feb 05, 2015
- svn added missing file. · 6a945baf
  Eric Kooistra authored 10 years ago
  
  6a945baf