Skip to content
Snippets Groups Projects
Commit 67c8bcec authored by Zanting's avatar Zanting
Browse files

IP for 16GB DDR3 So-Dimm modules added

parent 1ddc8157
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
libraries/technology/ddr/hdllib.cfg
+ 1
− 0
View file @ 67c8bcec
...@@ -4,6 +4,7 @@ hdl_lib_uses_synth = ip_stratixiv_ddr3_uphy_4g_800_master ...@@ -4,6 +4,7 @@ hdl_lib_uses_synth = ip_stratixiv_ddr3_uphy_4g_800_master
ip_stratixiv_ddr3_uphy_4g_800_slave ip_stratixiv_ddr3_uphy_4g_800_slave
ip_stratixiv_ddr3_uphy_4g_single_rank_800_master ip_stratixiv_ddr3_uphy_4g_single_rank_800_master
ip_stratixiv_ddr3_uphy_4g_single_rank_800_slave ip_stratixiv_ddr3_uphy_4g_single_rank_800_slave
ip_stratixiv_ddr3_uphy_16g_dual_rank_800
ip_arria10_ddr4_4g_1600 ip_arria10_ddr4_4g_1600
ip_arria10_ddr4_4g_2000 ip_arria10_ddr4_4g_2000
ip_arria10_ddr4_8g_2400 ip_arria10_ddr4_8g_2400
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment