Commits · bcf1b2e3ee2398ab8cf9fcb10af4d8131baa4e9f · RTSD / HDL · GitLab

Snippets Groups Projects

Dec 19, 2022
- corrected address width · bcf1b2e3
  Reinier van der Walle authored 2 years ago
  
  bcf1b2e3
- corrected address of TSE IP · 0d50063f
  Reinier van der Walle authored 2 years ago
  
  0d50063f
Nov 29, 2022
- Expected TSE version depends on FPGA / Uniboard1,2 type. · d03ec2e7
  Eric Kooistra authored 2 years ago
  
  d03ec2e7
Nov 22, 2022
- Add tech_tse_with_setup.vhd and test bench. · b57c3e7a
  Eric Kooistra authored 2 years ago
  
  b57c3e7a
- Add signals to view data word in Wave window. · b3f01d9c
  Eric Kooistra authored 2 years ago
  
  b3f01d9c
- added unb2c_test_ddr_16G revision · e4f47739
  Reinier van der Walle authored 2 years ago
  
  e4f47739
Nov 15, 2022
- corrected compile_ip.tcl files · 7091023b
  Reinier van der Walle authored 2 years ago
  
  7091023b
Nov 14, 2022
- corrected IP revision hashes used in tcl scripts · a2cb4855
  Reinier van der Walle authored 2 years ago
  
  a2cb4855
- added 72b ddr4 16G IP + example design · b696ce0e
  Reinier van der Walle authored 2 years ago
  
  b696ce0e
Nov 07, 2022
- added 16G ddr4 IP and created example design. · 01fad539
  Reinier van der Walle authored 2 years ago
  
  01fad539
Jul 12, 2022
- corrected PIO_JESD_CTRL description in yaml · 015b58d1
  Reinier van der Walle authored 2 years ago
  
  015b58d1
May 31, 2022
- Added comment. · de677b66
  Eric Kooistra authored 2 years ago
  
  de677b66
- Added missing JESD204B MM register fields. · d2e1f4e6
  Eric Kooistra authored 2 years ago
  
  d2e1f4e6
- Explained that JESD2044 MM registers have 256 bytes, so span_w = 6 would be... · 43d0276a
  Eric Kooistra authored 2 years ago
  
  Explained that JESD2044 MM registers have 256 bytes, so span_w = 6 would be enough, but 8 is fine too.
  43d0276a
- Verify jesd204b_rddata. · 314010b7
  Eric Kooistra authored 2 years ago
  
  314010b7
- Use word addresses and add more registers from registermap-jesd-rx.xlsx. · d06d23d4
  Eric Kooistra authored 2 years ago
  
  d06d23d4
- Support jesd_miso rdval. · e3dae31e
  Eric Kooistra authored 2 years ago
  
  e3dae31e
May 30, 2022
- Pass on g_jesd_freq, same for e2sg as for e1sg. · d249b825
  Eric Kooistra authored 2 years ago
  
  d249b825
- Connect missing IN jesd204b_disable_arr. · cedf3887
  Eric Kooistra authored 2 years ago
  
  cedf3887
- Use constants from tech_jesd204b_pkg.vhd. · 20254aca
  Eric Kooistra authored 2 years ago
  
  20254aca
May 04, 2022
- Renamed c_tech_arria10 into c_tech_arria10_proto to more easily find it with e.g. grep. · b2afa77d
  Eric Kooistra authored 2 years ago
  
  b2afa77d
- Renamed c_tech_arria10 into c_tech_arria10_proto to more easily find it with e.g. grep. · f26c2268
  Eric Kooistra authored 2 years ago
  
  f26c2268
Apr 06, 2022
- Corrected c_dsp_dat_w selection to check both input a and b. · 37087f0e
  Eric Kooistra authored 2 years ago
  
  37087f0e
Feb 22, 2022
- fixed 10gbase_r_3 component definition + other minor improvements · 4bb66cbb
  Reinier van der Walle authored 3 years ago and Pieter Donker committed 3 years ago
  
  4bb66cbb
Feb 14, 2022
- fixed 10gbase_r_3 component definition + other minor improvements · 3dec051f
  Reinier van der Walle authored 3 years ago
  
  3dec051f
Jan 19, 2022
- Corrected missing quote that causes the compile to fail. I do not understand... · 1c41d5a2
  Eric Kooistra authored 3 years ago
  
  Corrected missing quote that causes the compile to fail. I do not understand why this was not noticed before.
  1c41d5a2
- Added missing seq_cal_soft_m20k.hex. · 56ff8ecd
  Eric Kooistra authored 3 years ago
  
  56ff8ecd
- Corrected paths. · 1ce4f250
  Eric Kooistra authored 3 years ago
  
  1ce4f250
- Added missing c_tech_arria10_e2sg => g_ddr4; for unb2c. · cc6e4a47
  Eric Kooistra authored 3 years ago
  
  cc6e4a47
- Added unb2 version in comment per FPGA IP version. · b6257ca4
  Eric Kooistra authored 3 years ago
  
  b6257ca4
Jan 06, 2022
- Made tb self checking. · 4203e433
  Eric Kooistra authored 3 years ago
  
  4203e433
- Add IP LIBRARY clauses to ensure bounding. · fb37dfc9
  Eric Kooistra authored 3 years ago
  
  fb37dfc9
- Use technology wrapper of DAC tech_jesd204b_tx in tb. · 9502bf9a
  Eric Kooistra authored 3 years ago
  
  9502bf9a
- Added tech_jesd204b_tx.vhd to model DAC for sim stimuli for ADC in tb. · 8ae5ae2b
  Eric Kooistra authored 3 years ago
  
  8ae5ae2b
Dec 14, 2021
- areset -> async · 647b009e
  Reinier van der Walle authored 3 years ago
  
  647b009e
Dec 13, 2021
- processed review comments · 839ea367
  Reinier van der Walle authored 3 years ago
  
  839ea367
Dec 10, 2021
- added missing scynchronization · cd4121de
  Reinier van der Walle authored 3 years ago
  
  cd4121de
Nov 18, 2021
- Simulate tb_tech_jesd204b.vhd. · db741ee4
  Eric Kooistra authored 3 years ago
  
  db741ee4
- Use separate g_in_rst_level. · b4a460ce
  Eric Kooistra authored 3 years ago
  
  b4a460ce
Nov 15, 2021
- Added sdp station image for unb2b. Also had to update the top-level to · ef076bc5
  Reinier van der Walle authored 3 years ago
  
  align with the design for unb2c
  ef076bc5