Skip to content
Snippets Groups Projects
Commit de677b66 authored by Eric Kooistra's avatar Eric Kooistra
Browse files

Added comment.

parent d2e1f4e6
No related branches found
No related tags found
1 merge request!258Shortened sync interval and used pps_rst to make the tb simulate faster (few...
Hide whitespace changes
Inline Side-by-side
libraries/technology/jesd204b/tb_tech_jesd204b.vhd
+ 1
− 0
View file @ de677b66
......@@ -216,6 +216,7 @@ BEGIN
p_monitor_jesd204b : PROCESS
BEGIN
-- Wait until after MM interface reset_out5 = rx_avs_rst_arr in ip_arria10_e2sg_jesd204b has been released
WAIT UNTIL sim_done = '1';
proc_common_wait_some_cycles(mm_clk, 1); -- align with mm_clk domain
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment