Commits · 3516f313f1d3e14bab38c621bdea9393d482b6e4 · RTSD / HDL

"MAC/git@git.astron.nl:ro/lofar.git" did not exist on "d0a77fbab6cd043843600c8e523132de4220b333"

Dec 23, 2014
- Clarified clock domains and use ctlr_clk_out and ctlr_clk_in to make ctlr_clk... · 3516f313
  Eric Kooistra authored 10 years ago
  
  Clarified clock domains and use ctlr_clk_out and ctlr_clk_in to make ctlr_clk available in same delta-cycle.
  3516f313
Dec 22, 2014
- Use 'RANGE instead of g_wr_fifo_depth to know width of wr_fifo_usedw. · e92d0677
  Eric Kooistra authored 10 years ago
  
  e92d0677
- Use mosi/miso and sosi/siso records on the ports. · 6bda9022
  Eric Kooistra authored 10 years ago
  
  6bda9022
- Prepare for DDR mosi/miso ports by adding ports ctlr_rddata,rdval and ctlr_address,wrdata. · 7383de11
  Eric Kooistra authored 10 years ago
  
  7383de11
- Use func_tech_ddr_ctrl_address() for ctlr_mosi.address. · 16ad05ed
  Eric Kooistra authored 10 years ago
  
  16ad05ed
Dec 19, 2014
- Instantiate tech_ddr_lib.tech_ddr. Keep ctlr_gen_clk internal.diff · 87345d92
  Eric Kooistra authored 10 years ago
  
  87345d92
Dec 18, 2014
- Ported $UNB ddr3.vhd to $RADIOHDL io_ddr.vhd. Initial version, still needs to... · f894602f
  Eric Kooistra authored 10 years ago
  
  Ported $UNB ddr3.vhd to $RADIOHDL io_ddr.vhd. Initial version, still needs to be compiled and simulated with tb_io_ddr.vhd.
  f894602f