Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
Commits · 6d479748c1b084242f19d2a1e625dd595e8ff565
6d479748c1b084242f19d2a1e625dd595e8ff565
Select Git revision
Selected
6d479748c1b084242f19d2a1e625dd595e8ff565
Branches
4
master
default
protected
L2SDP-LIFT
L2SDP-1113
HPR-158
5 results
hdl
libraries
technology
ddr3
Author
Search by author
Any Author
authors
Daniel van der Schuur
schuur
Eric Kooistra
kooistra
Gijs Schoonderbeek
schoonderbeek
Pieter Donker
donker
Steven van der Vlugt
vlugt
5 authors
Browse files
Dec 18, 2014
Moved ddr3/ VHDL files to ddr/.
· 6d479748
Eric Kooistra
authored
10 years ago
6d479748
Rename g_ddr into g_tech_ddr
· bb69952f
Eric Kooistra
authored
10 years ago
bb69952f
Gather all DDR parameters in one t_c_tech_ddr record
· 3c8fc0e5
Eric Kooistra
authored
10 years ago
3c8fc0e5
Dec 17, 2014
Added DDR3 IP technology wrapper for straticiv using UniPhy.
· 880633c0
Eric Kooistra
authored
10 years ago
880633c0
Dec 15, 2014
Added dir technology/ddr3.
· 7aa6520f
Eric Kooistra
authored
10 years ago
7aa6520f
Loading
Eric Kooistra authored
Eric Kooistra authored
Eric Kooistra authored
Eric Kooistra authored
Eric Kooistra authored