Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

H

HDL
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Iterations
- Wiki
- Requirements
- Jira
- Environments
- Incidents

Snippets Groups Projects

880633c0

Commit 880633c0 authored 10 years ago by Eric Kooistra

Downloads
- Patches
- Plain Diff

Added DDR3 IP technology wrapper for straticiv using UniPhy.

parent 92530bce

No related branches found

No related tags found

Loading

Changes 3

Hide whitespace changes

Inline Side-by-side

Showing

libraries/technology/ddr3/hdllib.cfg 3 additions, 3 deletions

libraries/technology/ddr3/hdllib.cfg
libraries/technology/ddr3/tech_ddr3.vhd 75 additions, 0 deletions

libraries/technology/ddr3/tech_ddr3.vhd
libraries/technology/ddr3/tech_ddr3_stratixiv.vhd 186 additions, 0 deletions

libraries/technology/ddr3/tech_ddr3_stratixiv.vhd

with 264 additions and 3 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment