-Added clock groups for the following generated clocks:

 . XAUI/10GbE
 . SA_CLK~input~INSERTED_REF_CLK_DIVIDER|clkout
-Now designs apertif_unb1_correlator and apertif_unb1_fn_beamformer don't show 
 any false timing violations anymore.