Skip to content
Snippets Groups Projects
Commit 2deef738 authored by Pepping's avatar Pepping
Browse files

Removal

parent 3fec471f
Branches
No related tags found
No related merge requests found
<?xml version="1.0" encoding="UTF-8"?>
<filters version="11.1sp2" />
<?xml version="1.0" encoding="UTF-8"?>
<preferences>
<debug showDebugMenu="0" />
<systemtable filter="Default">
<columns>
<connections preferredWidth="63" />
<irq preferredWidth="34" />
</columns>
</systemtable>
<clocktable>
<columns>
<clockname preferredWidth="324" />
<clocksource preferredWidth="323" />
<frequency preferredWidth="304" />
</columns>
</clocktable>
<library expandedCategories="Library,Project,Library/Uniboard" />
<window width="1262" height="1079" x="0" y="0" />
<hdlexample language="VHDL" />
<generation simulation="VHDL" testbench_system="NONE" />
</preferences>
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment