Skip to content
Snippets Groups Projects
Commit 646598b5 authored by Taya Snijder's avatar Taya Snijder
Browse files

changed type from int32 to uint32

parent 6341fded
Branches
Tags
2 merge requests!184Resolve L2SS-474 "2021 11 08 add delays",!182Draft: Resolve L2SS-395 "2021 11 08 add delays"
......@@ -161,8 +161,8 @@ class SDP(opcua_device):
FPGA_bsn_monitor_input_nof_valid_R = attribute_wrapper(comms_annotation=["FPGA_bsn_monitor_input_nof_valid_R"], datatype=numpy.int32, dims=(N_pn,))
FPGA_bsn_monitor_input_nof_err_R = attribute_wrapper(comms_annotation=["FPGA_bsn_monitor_input_nof_err_R"], datatype=numpy.int32, dims=(N_pn,))
FPGA_signal_input_samples_delay_R = attribute_wrapper(comms_annotation=["FPGA_signal_input_samples_delay_R"], datatype=numpy.int32, dims=(S_pn, N_pn))
FPGA_signal_input_samples_delay_RW = attribute_wrapper(comms_annotation=["FPGA_signal_input_samples_delay_RW"], datatype=numpy.int32, dims=(S_pn, N_pn), access=AttrWriteType.READ_WRITE)
FPGA_signal_input_samples_delay_R = attribute_wrapper(comms_annotation=["FPGA_signal_input_samples_delay_R"], datatype=numpy.uint32, dims=(S_pn, N_pn))
FPGA_signal_input_samples_delay_RW = attribute_wrapper(comms_annotation=["FPGA_signal_input_samples_delay_RW"], datatype=numpy.uint32, dims=(S_pn, N_pn), access=AttrWriteType.READ_WRITE)
# --------
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment