Skip to content
Snippets Groups Projects
Commit 6341fded authored by Taya Snijder's avatar Taya Snijder
Browse files

added delay points to SDP

parent 0ec06652
No related branches found
No related tags found
2 merge requests!184Resolve L2SS-474 "2021 11 08 add delays",!182Draft: Resolve L2SS-395 "2021 11 08 add delays"
......@@ -161,6 +161,10 @@ class SDP(opcua_device):
FPGA_bsn_monitor_input_nof_valid_R = attribute_wrapper(comms_annotation=["FPGA_bsn_monitor_input_nof_valid_R"], datatype=numpy.int32, dims=(N_pn,))
FPGA_bsn_monitor_input_nof_err_R = attribute_wrapper(comms_annotation=["FPGA_bsn_monitor_input_nof_err_R"], datatype=numpy.int32, dims=(N_pn,))
FPGA_signal_input_samples_delay_R = attribute_wrapper(comms_annotation=["FPGA_signal_input_samples_delay_R"], datatype=numpy.int32, dims=(S_pn, N_pn))
FPGA_signal_input_samples_delay_RW = attribute_wrapper(comms_annotation=["FPGA_signal_input_samples_delay_RW"], datatype=numpy.int32, dims=(S_pn, N_pn), access=AttrWriteType.READ_WRITE)
# --------
# overloaded functions
# --------
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment