Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Merge requests
!215
Resolve
L2SDP-660
Code
Review changes
Check out branch
Open in Workspace
Download
Patches
Plain diff
Expand sidebar
Merged
Resolve
L2SDP-660
L2SDP-660
into
master
Overview
8
Commits
62
Pipelines
10
Changes
2
8 open threads
Hide all comments
Merged
Resolve L2SDP-660
Job van Wee
requested to merge
L2SDP-660
into
master
Mar 4, 2022
Overview
8
Commits
62
Pipelines
10
Changes
2
8 open threads
Hide all comments
Closes
L2SDP-660
0
0
Merge request reports
Viewing commit
fbffde84
Prev
Next
Show latest version
2 files
+
17
−
29
Inline
Compare changes
Side-by-side
Inline
Show whitespace changes
Show one file at a time
Files
2
fbffde84
working
· fbffde84
Job van Wee
authored
Mar 11, 2022
applications/lofar2/libraries/ddrctrl/src/vhdl/ddrctrl_address_counter.vhd
+
13
−
25
View file @ fbffde84
Edit in single-file editor
Open in Web IDE
Show full file
@@ -83,51 +83,39 @@ BEGIN
q_reg
<=
d_reg
WHEN
rising_edge
(
clk
);
-- Increments the address each time in_sosi.valid = '1', if address = c_max_adr the address is reset to 0.
p_adr
:
PROCESS
(
rst
,
in_sosi
.
valid
)
p_adr
:
PROCESS
(
rst
,
in_sosi
,
in_of
,
q_reg
)
VARIABLE
v
:
t_reg
:
=
c_t_reg_init
;
VARIABLE
v
:
t_reg
;
BEGIN
v
:
=
q_reg
;
v
.
out_mosi
.
wrdata
(
c_data_w
-1
DOWNTO
0
)
:
=
in_sosi
.
data
(
c_data_w
-
1
DOWNTO
0
);
v
.
out_mosi
.
wr
:
=
in_sosi
.
valid
;
v
.
out_of
:
=
in_of
;
IF
rst
=
'1'
THEN
v
.
state
:
=
RESET
;
assert
false
report
"setting state to reset"
severity
note
;
ELSIF
v
.
out_mosi
.
address
(
c_adr_w
-1
DOWNTO
0
)
=
c_max_adr
(
c_adr_w
-1
DOWNTO
0
)
AND
in_sosi
.
valid
=
'1'
THEN
v
.
state
:
=
MAX
;
assert
false
report
"setting state to max"
severity
note
;
ELSIF
in_sosi
.
valid
=
'1'
THEN
v
.
state
:
=
COUNTING
;
assert
false
report
"setting state to counting"
severity
note
;
ELSE
v
.
state
:
=
IDLE
;
assert
false
report
"setting state to idle"
severity
note
;
END
IF
;
assert
false
report
"starting case"
severity
note
;
CASE
v
.
state
IS
WHEN
RESET
=>
assert
false
report
"starting reset"
severity
note
;
v
.
out_mosi
.
address
(
c_adr_w
-1
DOWNTO
0
)
:
=
(
OTHERS
=>
'0'
);
WHEN
COUNTING
=>
assert
false
report
"starting counting"
severity
note
;
v
.
out_mosi
.
address
(
c_adr_w
-1
DOWNTO
0
)
:
=
STD_LOGIC_VECTOR
(
TO_UVEC
(
TO_UINT
(
v
.
out_mosi
.
address
)
+
1
,
c_adr_w
));
WHEN
MAX
=>
assert
false
report
"starting max"
severity
note
;
v
.
out_mosi
.
address
(
c_adr_w
-1
DOWNTO
0
)
:
=
(
OTHERS
=>
'0'
);
WHEN
IDLE
=>
assert
false
report
"starting idle"
severity
note
;
v
.
out_mosi
.
address
(
c_adr_w
-1
DOWNTO
0
)
:
=
q_reg
.
out_mosi
.
address
(
c_adr_w
-1
DOWNTO
0
);
assert
false
report
"q_reg.out_mosi.address = "
&
NATURAL
'image
(
TO_UINT
(
v
.
out_mosi
.
address
))
severity
note
;
END
CASE
;
assert
false
report
"ending case"
severity
note
;
IF
rst
=
'1'
THEN
v
.
state
:
=
RESET
;
ELSIF
v
.
out_mosi
.
address
(
c_adr_w
-1
DOWNTO
0
)
=
c_max_adr
(
c_adr_w
-1
DOWNTO
0
)
AND
in_sosi
.
valid
=
'1'
THEN
v
.
state
:
=
MAX
;
ELSIF
in_sosi
.
valid
=
'1'
THEN
v
.
state
:
=
COUNTING
;
ELSE
v
.
state
:
=
IDLE
;
END
IF
;
d_reg
<=
v
;
END
PROCESS
;
Loading