Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
de83af40f39642a11d9e12df2d9566bd7df81b55
Select Git revision
Branches
4
L2SDP-LIFT
L2SDP-1113
master
default
protected
HPR-158
4 results
hdl
libraries
technology
ddr
sim_ddr.vhd
Author
Search by author
Any Author
authors
Daniel van der Schuur
schuur
Eric Kooistra
kooistra
Gijs Schoonderbeek
schoonderbeek
Pieter Donker
donker
Steven van der Vlugt
vlugt
5 authors
Jun 14, 2023
RTSD-93
, master with all style fixes
· de83af40
Pieter Donker
authored
2 years ago
de83af40
Dec 14, 2017
Added dbg_g_tech_ddr.
· ded52197
Eric Kooistra
authored
7 years ago
ded52197
Added debug signals for view in Wave window.
· 88f1cb7b
Eric Kooistra
authored
7 years ago
88f1cb7b
Jun 13, 2017
Fixed DDR simulation model.
· a2f529f6
Eric Kooistra
authored
8 years ago
a2f529f6
Corrected sim_ddr model, tb_io_ddr now passes with g_sim_model = true.
· 57034f10
Eric Kooistra
authored
8 years ago
57034f10
Jun 12, 2015
Moved DDR sim model to sim_ddr.vhd.
· 201f8808
Eric Kooistra
authored
10 years ago
201f8808
Loading
Pieter Donker authored
Eric Kooistra authored
Eric Kooistra authored
Eric Kooistra authored
Eric Kooistra authored
Eric Kooistra authored