Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
8d6b8949651c446490b7aa6bcf87fad5001a9458
Select Git revision
Branches
5
L2SDP-1132
L2SDP-LIFT
L2SDP-1113
master
default
protected
HPR-158
5 results
hdl
libraries
technology
ddr
tech_ddr_stratixiv.vhd
Author
Search by author
Any Author
authors
Daniel van der Schuur
schuur
Eric Kooistra
kooistra
Gijs Schoonderbeek
schoonderbeek
Pieter Donker
donker
Steven van der Vlugt
vlugt
5 authors
Dec 22, 2014
Rename ctrl into ctlr.
· 8d6b8949
Eric Kooistra
authored
10 years ago
8d6b8949
Dec 19, 2014
Defined c_ctrl_address_w and c_ctlr_data_w. Corrected soft_reset_n<='1'. Renamed record fields.
· 3870acad
Eric Kooistra
authored
10 years ago
3870acad
Dec 18, 2014
Moved ddr3/ VHDL files to ddr/.
· 6d479748
Eric Kooistra
authored
10 years ago
6d479748
Rename g_ddr into g_tech_ddr
· bb69952f
Eric Kooistra
authored
10 years ago
bb69952f
Gather all DDR parameters in one t_c_tech_ddr record
· 3c8fc0e5
Eric Kooistra
authored
10 years ago
3c8fc0e5
Dec 17, 2014
Added DDR3 IP technology wrapper for straticiv using UniPhy.
· 880633c0
Eric Kooistra
authored
10 years ago
880633c0
Loading
Eric Kooistra authored
Eric Kooistra authored
Eric Kooistra authored
Eric Kooistra authored
Eric Kooistra authored
Eric Kooistra authored