Skip to content
Snippets Groups Projects
Commit e78d2207 authored by Eric Kooistra's avatar Eric Kooistra
Browse files

Corrected Wait for protocol ready.

parent 002f0e41
No related branches found
No related tags found
No related merge requests found
......@@ -209,12 +209,17 @@ BEGIN
proc_mem_mm_bus_wr(0, c_control_activate, clk, control_miso, control_mosi);
-- Wait for protocol ready
WHILE control_status='0' LOOP
proc_mem_mm_bus_rd(0, clk, control_miso, control_mosi); -- read result available in control_status
proc_mem_mm_bus_rd_latency(c_mem_reg_rd_latency, clk);
control_status <= control_miso.rddata(c_control_ready_bi);
proc_common_wait_some_cycles(clk, 1);
END LOOP;
-- . wait for control_interrupt
-- . do not use control_mosi to poll control_status, because then it can just occur that the read
-- that act as acknowledge again clears the control_status before it got noticed in the
-- WHILE control_status='0' LOOP
proc_common_wait_until_high(clk, control_interrupt);
--WHILE control_status='0' LOOP
proc_mem_mm_bus_rd(0, clk, control_miso, control_mosi); -- read result available in control_status
proc_mem_mm_bus_rd_latency(c_mem_reg_rd_latency, clk);
control_status <= control_miso.rddata(c_control_ready_bi);
proc_common_wait_some_cycles(clk, 1);
--END LOOP;
-- Read result list
FOR I IN 0 TO c_expected_mask'LENGTH-1 LOOP
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment