Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
e707ce3d
Commit
e707ce3d
authored
1 year ago
by
Eric Kooistra
Browse files
Options
Downloads
Plain Diff
Merge branch 'master' into
L2SDP-1011
parents
e07a8aa0
5033b440
No related branches found
Branches containing commit
No related tags found
1 merge request
!383
Resolve L2SDP-1011
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
libraries/technology/jesd204b/tb_tech_jesd204b_v2.vhd
+8
-1
8 additions, 1 deletion
libraries/technology/jesd204b/tb_tech_jesd204b_v2.vhd
with
8 additions
and
1 deletion
libraries/technology/jesd204b/tb_tech_jesd204b_v2.vhd
+
8
−
1
View file @
e707ce3d
...
...
@@ -516,7 +516,14 @@ begin
-- Simulation end
------------------------------------------------------------------------------
sim_done
<=
'1'
when
dp_sosi_arr
(
0
)
.
valid
=
'1'
and
dp_sosi_arr
(
1
)
.
valid
=
'1'
and
dp_sosi_arr
(
2
)
.
valid
=
'1'
else
'0'
;
-- Wait long enough, until jesd204b_rx_link_valid = '1' in the JESD204B IP.
-- Cannot use dp_sosi_valid, because the dp_sosi_valid already becomes '1' as
-- soon as the rxlink_clk and dp_clk are active, because then the
-- dp_sosi_data is already synchronous with the sysref and can be passed on
-- via the rxlink_clk - dp_clk FIFO. The content of the dp_sosi_data is
-- then not yet correct, but it will be as soon as the
-- jesd204b_rx_link_valid_arr(i) for that input i is '1'
sim_done
<=
'1'
after
60
us
;
-- >~ 50 us obtained from Wave Window
p_tb_end
:
process
begin
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment