Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

H

HDL
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Iterations
- Wiki
- Requirements
- Jira
- Environments
- Incidents

Snippets Groups Projects

dacfe8de

Commit dacfe8de authored 5 years ago by Jonathan Hargreaves

Downloads
- Patches
- Plain Diff

Export jesd clock, reset and sysref signals from IP

parent 1610e781

No related branches found

No related tags found

Loading

Changes 5

Show whitespace changes

Inline Side-by-side

Showing

libraries/technology/ip_arria10_e1sg/jesd204b/ip_arria10_e1sg_jesd204b.vhd 30 additions, 3 deletions

...ogy/ip_arria10_e1sg/jesd204b/ip_arria10_e1sg_jesd204b.vhd
libraries/technology/jesd204b/tech_jesd204b.vhd 10 additions, 3 deletions

libraries/technology/jesd204b/tech_jesd204b.vhd
libraries/technology/jesd204b/tech_jesd204b_arria10_e1sg.vhd 6 additions, 2 deletions

libraries/technology/jesd204b/tech_jesd204b_arria10_e1sg.vhd
libraries/technology/jesd204b/tech_jesd204b_arria10_e2sg.vhd 6 additions, 2 deletions

libraries/technology/jesd204b/tech_jesd204b_arria10_e2sg.vhd
libraries/technology/jesd204b/tech_jesd204b_component_pkg.vhd 6 additions, 2 deletions

...aries/technology/jesd204b/tech_jesd204b_component_pkg.vhd

with 58 additions and 12 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment