rename jesd clock and reset; set sync period to 2s

...r2/designs/lofar2_unb2b_adc/src/vhdl/lofar2_unb2b_adc.vhd

...s/lofar2_unb2b_adc/src/vhdl/node_adc_input_and_timing.vhd