Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
ca379b66
Commit
ca379b66
authored
10 years ago
by
Eric Kooistra
Browse files
Options
Downloads
Patches
Plain Diff
Made tb self checking and self ending.
parent
9e640a4d
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
libraries/technology/ip_stratixiv/phy_xaui/tb_ip_stratixiv_phy_xaui.vhd
+16
-1
16 additions, 1 deletion
...nology/ip_stratixiv/phy_xaui/tb_ip_stratixiv_phy_xaui.vhd
with
16 additions
and
1 deletion
libraries/technology/ip_stratixiv/phy_xaui/tb_ip_stratixiv_phy_xaui.vhd
+
16
−
1
View file @
ca379b66
...
...
@@ -23,7 +23,7 @@
-- Purpose: Test bench for the MegaWizard-generated ip_stratixiv_phy_xaui_0.
-- Usage:
-- > do wave_tb_ip_stratixiv_phy_xaui.do
-- > run
3 us
-- > run
-all
LIBRARY
IEEE
,
common_lib
;
USE
IEEE
.
STD_LOGIC_1164
.
ALL
;
...
...
@@ -67,6 +67,14 @@ ARCHITECTURE str of tb_ip_stratixiv_phy_xaui IS
BEGIN
-- Duration
p_tb_end
:
PROCESS
BEGIN
WAIT
FOR
3
us
;
ASSERT
FALSE
REPORT
"Simulation finished."
SEVERITY
FAILURE
;
WAIT
;
END
PROCESS
;
tr_clk
<=
NOT
tr_clk
AFTER
c_tr_clk_per
/
2
;
tx_clk
<=
NOT
tx_clk
AFTER
c_tx_clk_per
/
2
;
mm_clk
<=
NOT
mm_clk
AFTER
c_mm_clk_per
/
2
;
...
...
@@ -95,6 +103,13 @@ BEGIN
WAIT
;
END
PROCESS
;
p_xgmii_data_verify
:
PROCESS
BEGIN
WAIT
FOR
2
us
;
ASSERT
xgmii_rx_d
=
c_xgmii_d_test
REPORT
"tb_ip_stratixiv_phy_xaui : Wrong xgmii_rx_d result value"
SEVERITY
ERROR
;
WAIT
;
END
PROCESS
;
-- Combine data and control into XGMII
xgmii_tx_dc
<=
xgmii_dc
(
xgmii_tx_d
,
xgmii_tx_c
);
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment