Skip to content
Snippets Groups Projects
Commit 2abcabfc authored by Reinier van der Walle's avatar Reinier van der Walle
Browse files

added missing file paths

parent eb24be54
No related branches found
No related tags found
1 merge request!346added missing file paths
Pipeline #56112 passed
Stage: linting
Hide whitespace changes
Inline Side-by-side
Showing
with 18 additions and 0 deletions
libraries/io/eth/src/vhdl/avs2_eth_coe_hw.tcl
+ 4
− 0
View file @ 2abcabfc
...@@ -42,6 +42,8 @@ set_fileset_property quartus_synth ENABLE_RELATIVE_INCLUDE_PATHS false ...@@ -42,6 +42,8 @@ set_fileset_property quartus_synth ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property quartus_synth ENABLE_FILE_OVERWRITE_MODE false set_fileset_property quartus_synth ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avs2_eth_coe.vhd VHDL PATH avs2_eth_coe.vhd TOP_LEVEL_FILE add_fileset_file avs2_eth_coe.vhd VHDL PATH avs2_eth_coe.vhd TOP_LEVEL_FILE
add_fileset_file common_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_pkg.vhd add_fileset_file common_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_pkg.vhd
add_fileset_file common_str_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_str_pkg.vhd
add_fileset_file common_field_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_field_pkg.vhd
add_fileset_file dp_stream_pkg.vhd VHDL PATH ../../../../base/dp/src/vhdl/dp_stream_pkg.vhd add_fileset_file dp_stream_pkg.vhd VHDL PATH ../../../../base/dp/src/vhdl/dp_stream_pkg.vhd
add_fileset_file tech_tse_pkg.vhd VHDL PATH ../../../../technology/tse/tech_tse_pkg.vhd add_fileset_file tech_tse_pkg.vhd VHDL PATH ../../../../technology/tse/tech_tse_pkg.vhd
add_fileset_file eth_pkg.vhd VHDL PATH eth_pkg.vhd add_fileset_file eth_pkg.vhd VHDL PATH eth_pkg.vhd
...@@ -52,6 +54,8 @@ set_fileset_property sim_vhdl ENABLE_RELATIVE_INCLUDE_PATHS false ...@@ -52,6 +54,8 @@ set_fileset_property sim_vhdl ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property sim_vhdl ENABLE_FILE_OVERWRITE_MODE false set_fileset_property sim_vhdl ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avs2_eth_coe.vhd VHDL PATH avs2_eth_coe.vhd add_fileset_file avs2_eth_coe.vhd VHDL PATH avs2_eth_coe.vhd
add_fileset_file common_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_pkg.vhd add_fileset_file common_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_pkg.vhd
add_fileset_file common_str_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_str_pkg.vhd
add_fileset_file common_field_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_field_pkg.vhd
add_fileset_file dp_stream_pkg.vhd VHDL PATH ../../../../base/dp/src/vhdl/dp_stream_pkg.vhd add_fileset_file dp_stream_pkg.vhd VHDL PATH ../../../../base/dp/src/vhdl/dp_stream_pkg.vhd
add_fileset_file tech_tse_pkg.vhd VHDL PATH ../../../../technology/tse/tech_tse_pkg.vhd add_fileset_file tech_tse_pkg.vhd VHDL PATH ../../../../technology/tse/tech_tse_pkg.vhd
add_fileset_file eth_pkg.vhd VHDL PATH eth_pkg.vhd add_fileset_file eth_pkg.vhd VHDL PATH eth_pkg.vhd
......
libraries/io/eth/src/vhdl/avs2_eth_coe_hw_unb1.tcl
+ 2
− 0
View file @ 2abcabfc
...@@ -55,6 +55,8 @@ set_module_property FIX_110_VIP_PATH false ...@@ -55,6 +55,8 @@ set_module_property FIX_110_VIP_PATH false
# | RadioHDL/trunk/libraries/io/eth/src/vhdl/ # | RadioHDL/trunk/libraries/io/eth/src/vhdl/
add_file avs2_eth_coe.vhd {SYNTHESIS SIMULATION} add_file avs2_eth_coe.vhd {SYNTHESIS SIMULATION}
add_file ../../../../base/common/src/vhdl/common_pkg.vhd {SYNTHESIS SIMULATION} add_file ../../../../base/common/src/vhdl/common_pkg.vhd {SYNTHESIS SIMULATION}
add_file ../../../../base/common/src/vhdl/common_str_pkg.vhd {SYNTHESIS SIMULATION}
add_file ../../../../base/common/src/vhdl/common_field_pkg.vhd {SYNTHESIS SIMULATION}
add_file ../../../../base/dp/src/vhdl/dp_stream_pkg.vhd {SYNTHESIS SIMULATION} add_file ../../../../base/dp/src/vhdl/dp_stream_pkg.vhd {SYNTHESIS SIMULATION}
add_file ../../../../technology/tse/tech_tse_pkg.vhd {SYNTHESIS SIMULATION} add_file ../../../../technology/tse/tech_tse_pkg.vhd {SYNTHESIS SIMULATION}
add_file eth_pkg.vhd {SYNTHESIS SIMULATION} add_file eth_pkg.vhd {SYNTHESIS SIMULATION}
......
libraries/io/eth/src/vhdl/avs2_eth_coe_hw_unb2.tcl
+ 2
− 0
View file @ 2abcabfc
...@@ -55,6 +55,8 @@ set_module_property FIX_110_VIP_PATH false ...@@ -55,6 +55,8 @@ set_module_property FIX_110_VIP_PATH false
# | RadioHDL/trunk/libraries/io/eth/src/vhdl/ # | RadioHDL/trunk/libraries/io/eth/src/vhdl/
add_file avs2_eth_coe.vhd {SYNTHESIS SIMULATION} add_file avs2_eth_coe.vhd {SYNTHESIS SIMULATION}
add_file ../../../../base/common/src/vhdl/common_pkg.vhd {SYNTHESIS SIMULATION} add_file ../../../../base/common/src/vhdl/common_pkg.vhd {SYNTHESIS SIMULATION}
add_file ../../../../base/common/src/vhdl/common_str_pkg.vhd {SYNTHESIS SIMULATION}
add_file ../../../../base/common/src/vhdl/common_field_pkg.vhd {SYNTHESIS SIMULATION}
add_file ../../../../base/dp/src/vhdl/dp_stream_pkg.vhd {SYNTHESIS SIMULATION} add_file ../../../../base/dp/src/vhdl/dp_stream_pkg.vhd {SYNTHESIS SIMULATION}
add_file ../../../../technology/tse/tech_tse_pkg.vhd {SYNTHESIS SIMULATION} add_file ../../../../technology/tse/tech_tse_pkg.vhd {SYNTHESIS SIMULATION}
add_file eth_pkg.vhd {SYNTHESIS SIMULATION} add_file eth_pkg.vhd {SYNTHESIS SIMULATION}
......
libraries/io/eth/src/vhdl/avs2_eth_coe_hw_unb2a.tcl
+ 2
− 0
View file @ 2abcabfc
...@@ -55,6 +55,8 @@ set_module_property FIX_110_VIP_PATH false ...@@ -55,6 +55,8 @@ set_module_property FIX_110_VIP_PATH false
# | RadioHDL/trunk/libraries/io/eth/src/vhdl/ # | RadioHDL/trunk/libraries/io/eth/src/vhdl/
add_file avs2_eth_coe.vhd {SYNTHESIS SIMULATION} add_file avs2_eth_coe.vhd {SYNTHESIS SIMULATION}
add_file ../../../../base/common/src/vhdl/common_pkg.vhd {SYNTHESIS SIMULATION} add_file ../../../../base/common/src/vhdl/common_pkg.vhd {SYNTHESIS SIMULATION}
add_file ../../../../base/common/src/vhdl/common_str_pkg.vhd {SYNTHESIS SIMULATION}
add_file ../../../../base/common/src/vhdl/common_field_pkg.vhd {SYNTHESIS SIMULATION}
add_file ../../../../base/dp/src/vhdl/dp_stream_pkg.vhd {SYNTHESIS SIMULATION} add_file ../../../../base/dp/src/vhdl/dp_stream_pkg.vhd {SYNTHESIS SIMULATION}
add_file ../../../../technology/tse/tech_tse_pkg.vhd {SYNTHESIS SIMULATION} add_file ../../../../technology/tse/tech_tse_pkg.vhd {SYNTHESIS SIMULATION}
add_file eth_pkg.vhd {SYNTHESIS SIMULATION} add_file eth_pkg.vhd {SYNTHESIS SIMULATION}
......
libraries/io/eth/src/vhdl/avs2_eth_coe_hw_unb2b.tcl
+ 4
− 0
View file @ 2abcabfc
...@@ -42,6 +42,8 @@ set_fileset_property quartus_synth ENABLE_RELATIVE_INCLUDE_PATHS false ...@@ -42,6 +42,8 @@ set_fileset_property quartus_synth ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property quartus_synth ENABLE_FILE_OVERWRITE_MODE false set_fileset_property quartus_synth ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avs2_eth_coe.vhd VHDL PATH avs2_eth_coe.vhd TOP_LEVEL_FILE add_fileset_file avs2_eth_coe.vhd VHDL PATH avs2_eth_coe.vhd TOP_LEVEL_FILE
add_fileset_file common_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_pkg.vhd add_fileset_file common_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_pkg.vhd
add_fileset_file common_str_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_str_pkg.vhd
add_fileset_file common_field_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_field_pkg.vhd
add_fileset_file dp_stream_pkg.vhd VHDL PATH ../../../../base/dp/src/vhdl/dp_stream_pkg.vhd add_fileset_file dp_stream_pkg.vhd VHDL PATH ../../../../base/dp/src/vhdl/dp_stream_pkg.vhd
add_fileset_file tech_tse_pkg.vhd VHDL PATH ../../../../technology/tse/tech_tse_pkg.vhd add_fileset_file tech_tse_pkg.vhd VHDL PATH ../../../../technology/tse/tech_tse_pkg.vhd
add_fileset_file eth_pkg.vhd VHDL PATH eth_pkg.vhd add_fileset_file eth_pkg.vhd VHDL PATH eth_pkg.vhd
...@@ -52,6 +54,8 @@ set_fileset_property sim_vhdl ENABLE_RELATIVE_INCLUDE_PATHS false ...@@ -52,6 +54,8 @@ set_fileset_property sim_vhdl ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property sim_vhdl ENABLE_FILE_OVERWRITE_MODE false set_fileset_property sim_vhdl ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avs2_eth_coe.vhd VHDL PATH avs2_eth_coe.vhd add_fileset_file avs2_eth_coe.vhd VHDL PATH avs2_eth_coe.vhd
add_fileset_file common_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_pkg.vhd add_fileset_file common_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_pkg.vhd
add_fileset_file common_str_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_str_pkg.vhd
add_fileset_file common_field_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_field_pkg.vhd
add_fileset_file dp_stream_pkg.vhd VHDL PATH ../../../../base/dp/src/vhdl/dp_stream_pkg.vhd add_fileset_file dp_stream_pkg.vhd VHDL PATH ../../../../base/dp/src/vhdl/dp_stream_pkg.vhd
add_fileset_file tech_tse_pkg.vhd VHDL PATH ../../../../technology/tse/tech_tse_pkg.vhd add_fileset_file tech_tse_pkg.vhd VHDL PATH ../../../../technology/tse/tech_tse_pkg.vhd
add_fileset_file eth_pkg.vhd VHDL PATH eth_pkg.vhd add_fileset_file eth_pkg.vhd VHDL PATH eth_pkg.vhd
......
libraries/io/eth/src/vhdl/avs2_eth_coe_hw_unb2c.tcl
+ 4
− 0
View file @ 2abcabfc
...@@ -42,6 +42,8 @@ set_fileset_property quartus_synth ENABLE_RELATIVE_INCLUDE_PATHS false ...@@ -42,6 +42,8 @@ set_fileset_property quartus_synth ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property quartus_synth ENABLE_FILE_OVERWRITE_MODE false set_fileset_property quartus_synth ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avs2_eth_coe.vhd VHDL PATH avs2_eth_coe.vhd TOP_LEVEL_FILE add_fileset_file avs2_eth_coe.vhd VHDL PATH avs2_eth_coe.vhd TOP_LEVEL_FILE
add_fileset_file common_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_pkg.vhd add_fileset_file common_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_pkg.vhd
add_fileset_file common_str_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_str_pkg.vhd
add_fileset_file common_field_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_field_pkg.vhd
add_fileset_file dp_stream_pkg.vhd VHDL PATH ../../../../base/dp/src/vhdl/dp_stream_pkg.vhd add_fileset_file dp_stream_pkg.vhd VHDL PATH ../../../../base/dp/src/vhdl/dp_stream_pkg.vhd
add_fileset_file tech_tse_pkg.vhd VHDL PATH ../../../../technology/tse/tech_tse_pkg.vhd add_fileset_file tech_tse_pkg.vhd VHDL PATH ../../../../technology/tse/tech_tse_pkg.vhd
add_fileset_file eth_pkg.vhd VHDL PATH eth_pkg.vhd add_fileset_file eth_pkg.vhd VHDL PATH eth_pkg.vhd
...@@ -52,6 +54,8 @@ set_fileset_property sim_vhdl ENABLE_RELATIVE_INCLUDE_PATHS false ...@@ -52,6 +54,8 @@ set_fileset_property sim_vhdl ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property sim_vhdl ENABLE_FILE_OVERWRITE_MODE false set_fileset_property sim_vhdl ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avs2_eth_coe.vhd VHDL PATH avs2_eth_coe.vhd add_fileset_file avs2_eth_coe.vhd VHDL PATH avs2_eth_coe.vhd
add_fileset_file common_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_pkg.vhd add_fileset_file common_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_pkg.vhd
add_fileset_file common_str_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_str_pkg.vhd
add_fileset_file common_field_pkg.vhd VHDL PATH ../../../../base/common/src/vhdl/common_field_pkg.vhd
add_fileset_file dp_stream_pkg.vhd VHDL PATH ../../../../base/dp/src/vhdl/dp_stream_pkg.vhd add_fileset_file dp_stream_pkg.vhd VHDL PATH ../../../../base/dp/src/vhdl/dp_stream_pkg.vhd
add_fileset_file tech_tse_pkg.vhd VHDL PATH ../../../../technology/tse/tech_tse_pkg.vhd add_fileset_file tech_tse_pkg.vhd VHDL PATH ../../../../technology/tse/tech_tse_pkg.vhd
add_fileset_file eth_pkg.vhd VHDL PATH eth_pkg.vhd add_fileset_file eth_pkg.vhd VHDL PATH eth_pkg.vhd
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment