Skip to content
Snippets Groups Projects
Commit 16a4215a authored by Zanting's avatar Zanting
Browse files

Reverted to own pll/dll for 4g single rank slave

parent cde216f4
Branches
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
libraries/technology/ip_stratixiv/ddr3_uphy_4g_single_rank_800_slave/ip_stratixiv_ddr3_uphy_4g_single_rank_800_slave.v
+ 92
− 96
View file @ 16a4215a
...@@ -2,105 +2,101 @@ ...@@ -2,105 +2,101 @@
// GENERATION: XML // GENERATION: XML
// ip_stratixiv_ddr3_uphy_4g_single_rank_800_slave.v // ip_stratixiv_ddr3_uphy_4g_single_rank_800_slave.v
// Generated using ACDS version 11.1sp2 259 at 2015.09.01.15:07:56 // Generated using ACDS version 11.1sp2 259 at 2015.08.12.15:00:22
`timescale 1 ps / 1 ps `timescale 1 ps / 1 ps
module ip_stratixiv_ddr3_uphy_4g_single_rank_800_slave ( module ip_stratixiv_ddr3_uphy_4g_single_rank_800_slave (
input wire pll_ref_clk, // pll_ref_clk.clk input wire pll_ref_clk, // pll_ref_clk.clk
input wire global_reset_n, // global_reset.reset_n input wire global_reset_n, // global_reset.reset_n
input wire soft_reset_n, // soft_reset.reset_n input wire soft_reset_n, // soft_reset.reset_n
input wire afi_clk, // afi_clk_in.clk output wire afi_clk, // afi_clk.clk
input wire afi_half_clk, // afi_half_clk_in.clk output wire afi_half_clk, // afi_half_clk.clk
input wire afi_reset_n, // afi_reset_in.reset_n output wire afi_reset_n, // afi_reset.reset_n
output wire [15:0] mem_a, // memory.mem_a output wire [15:0] mem_a, // memory.mem_a
output wire [2:0] mem_ba, // .mem_ba output wire [2:0] mem_ba, // .mem_ba
output wire [1:0] mem_ck, // .mem_ck output wire [1:0] mem_ck, // .mem_ck
output wire [1:0] mem_ck_n, // .mem_ck_n output wire [1:0] mem_ck_n, // .mem_ck_n
output wire mem_cke, // .mem_cke output wire mem_cke, // .mem_cke
output wire mem_cs_n, // .mem_cs_n output wire mem_cs_n, // .mem_cs_n
output wire [7:0] mem_dm, // .mem_dm output wire [7:0] mem_dm, // .mem_dm
output wire mem_ras_n, // .mem_ras_n output wire mem_ras_n, // .mem_ras_n
output wire mem_cas_n, // .mem_cas_n output wire mem_cas_n, // .mem_cas_n
output wire mem_we_n, // .mem_we_n output wire mem_we_n, // .mem_we_n
output wire mem_reset_n, // .mem_reset_n output wire mem_reset_n, // .mem_reset_n
inout wire [63:0] mem_dq, // .mem_dq inout wire [63:0] mem_dq, // .mem_dq
inout wire [7:0] mem_dqs, // .mem_dqs inout wire [7:0] mem_dqs, // .mem_dqs
inout wire [7:0] mem_dqs_n, // .mem_dqs_n inout wire [7:0] mem_dqs_n, // .mem_dqs_n
output wire mem_odt, // .mem_odt output wire mem_odt, // .mem_odt
output wire avl_ready, // avl.waitrequest_n output wire avl_ready, // avl.waitrequest_n
input wire avl_burstbegin, // .beginbursttransfer input wire avl_burstbegin, // .beginbursttransfer
input wire [26:0] avl_addr, // .address input wire [26:0] avl_addr, // .address
output wire avl_rdata_valid, // .readdatavalid output wire avl_rdata_valid, // .readdatavalid
output wire [255:0] avl_rdata, // .readdata output wire [255:0] avl_rdata, // .readdata
input wire [255:0] avl_wdata, // .writedata input wire [255:0] avl_wdata, // .writedata
input wire [31:0] avl_be, // .byteenable input wire [31:0] avl_be, // .byteenable
input wire avl_read_req, // .read input wire avl_read_req, // .read
input wire avl_write_req, // .write input wire avl_write_req, // .write
input wire [6:0] avl_size, // .burstcount input wire [6:0] avl_size, // .burstcount
output wire local_init_done, // status.local_init_done output wire local_init_done, // status.local_init_done
output wire local_cal_success, // .local_cal_success output wire local_cal_success, // .local_cal_success
output wire local_cal_fail, // .local_cal_fail output wire local_cal_fail, // .local_cal_fail
input wire oct_rdn, // oct.rdn input wire [13:0] seriesterminationcontrol, // oct_sharing.seriesterminationcontrol
input wire oct_rup, // .rup input wire [13:0] parallelterminationcontrol, // .parallelterminationcontrol
output wire [13:0] seriesterminationcontrol, // oct_sharing.seriesterminationcontrol output wire pll_mem_clk, // pll_sharing.pll_mem_clk
output wire [13:0] parallelterminationcontrol, // .parallelterminationcontrol output wire pll_write_clk, // .pll_write_clk
input wire pll_mem_clk, // pll_sharing.pll_mem_clk output wire pll_write_clk_pre_phy_clk, // .pll_write_clk_pre_phy_clk
input wire pll_write_clk, // .pll_write_clk output wire pll_addr_cmd_clk, // .pll_addr_cmd_clk
input wire pll_write_clk_pre_phy_clk, // .pll_write_clk_pre_phy_clk output wire pll_locked, // .pll_locked
input wire pll_addr_cmd_clk, // .pll_addr_cmd_clk output wire pll_avl_clk, // .pll_avl_clk
input wire pll_locked, // .pll_locked output wire pll_config_clk, // .pll_config_clk
input wire pll_avl_clk, // .pll_avl_clk output wire [5:0] dll_delayctrl // dll_sharing.dll_delayctrl
input wire pll_config_clk, // .pll_config_clk
input wire [5:0] dll_delayctrl // dll_sharing.dll_delayctrl
); );
ip_stratixiv_ddr3_uphy_4g_single_rank_800_slave_0002 ip_stratixiv_ddr3_uphy_4g_single_rank_800_slave_inst ( ip_stratixiv_ddr3_uphy_4g_single_rank_800_slave_0002 ip_stratixiv_ddr3_uphy_4g_single_rank_800_slave_inst (
.pll_ref_clk (pll_ref_clk), // pll_ref_clk.clk .pll_ref_clk (pll_ref_clk), // pll_ref_clk.clk
.global_reset_n (global_reset_n), // global_reset.reset_n .global_reset_n (global_reset_n), // global_reset.reset_n
.soft_reset_n (soft_reset_n), // soft_reset.reset_n .soft_reset_n (soft_reset_n), // soft_reset.reset_n
.afi_clk (afi_clk), // afi_clk_in.clk .afi_clk (afi_clk), // afi_clk.clk
.afi_half_clk (afi_half_clk), // afi_half_clk_in.clk .afi_half_clk (afi_half_clk), // afi_half_clk.clk
.afi_reset_n (afi_reset_n), // afi_reset_in.reset_n .afi_reset_n (afi_reset_n), // afi_reset.reset_n
.mem_a (mem_a), // memory.mem_a .mem_a (mem_a), // memory.mem_a
.mem_ba (mem_ba), // .mem_ba .mem_ba (mem_ba), // .mem_ba
.mem_ck (mem_ck), // .mem_ck .mem_ck (mem_ck), // .mem_ck
.mem_ck_n (mem_ck_n), // .mem_ck_n .mem_ck_n (mem_ck_n), // .mem_ck_n
.mem_cke (mem_cke), // .mem_cke .mem_cke (mem_cke), // .mem_cke
.mem_cs_n (mem_cs_n), // .mem_cs_n .mem_cs_n (mem_cs_n), // .mem_cs_n
.mem_dm (mem_dm), // .mem_dm .mem_dm (mem_dm), // .mem_dm
.mem_ras_n (mem_ras_n), // .mem_ras_n .mem_ras_n (mem_ras_n), // .mem_ras_n
.mem_cas_n (mem_cas_n), // .mem_cas_n .mem_cas_n (mem_cas_n), // .mem_cas_n
.mem_we_n (mem_we_n), // .mem_we_n .mem_we_n (mem_we_n), // .mem_we_n
.mem_reset_n (mem_reset_n), // .mem_reset_n .mem_reset_n (mem_reset_n), // .mem_reset_n
.mem_dq (mem_dq), // .mem_dq .mem_dq (mem_dq), // .mem_dq
.mem_dqs (mem_dqs), // .mem_dqs .mem_dqs (mem_dqs), // .mem_dqs
.mem_dqs_n (mem_dqs_n), // .mem_dqs_n .mem_dqs_n (mem_dqs_n), // .mem_dqs_n
.mem_odt (mem_odt), // .mem_odt .mem_odt (mem_odt), // .mem_odt
.avl_ready (avl_ready), // avl.waitrequest_n .avl_ready (avl_ready), // avl.waitrequest_n
.avl_burstbegin (avl_burstbegin), // .beginbursttransfer .avl_burstbegin (avl_burstbegin), // .beginbursttransfer
.avl_addr (avl_addr), // .address .avl_addr (avl_addr), // .address
.avl_rdata_valid (avl_rdata_valid), // .readdatavalid .avl_rdata_valid (avl_rdata_valid), // .readdatavalid
.avl_rdata (avl_rdata), // .readdata .avl_rdata (avl_rdata), // .readdata
.avl_wdata (avl_wdata), // .writedata .avl_wdata (avl_wdata), // .writedata
.avl_be (avl_be), // .byteenable .avl_be (avl_be), // .byteenable
.avl_read_req (avl_read_req), // .read .avl_read_req (avl_read_req), // .read
.avl_write_req (avl_write_req), // .write .avl_write_req (avl_write_req), // .write
.avl_size (avl_size), // .burstcount .avl_size (avl_size), // .burstcount
.local_init_done (local_init_done), // status.local_init_done .local_init_done (local_init_done), // status.local_init_done
.local_cal_success (local_cal_success), // .local_cal_success .local_cal_success (local_cal_success), // .local_cal_success
.local_cal_fail (local_cal_fail), // .local_cal_fail .local_cal_fail (local_cal_fail), // .local_cal_fail
.oct_rdn (oct_rdn), // oct.rdn .seriesterminationcontrol (seriesterminationcontrol), // oct_sharing.seriesterminationcontrol
.oct_rup (oct_rup), // .rup .parallelterminationcontrol (parallelterminationcontrol), // .parallelterminationcontrol
.seriesterminationcontrol (seriesterminationcontrol), // oct_sharing.seriesterminationcontrol .pll_mem_clk (pll_mem_clk), // pll_sharing.pll_mem_clk
.parallelterminationcontrol (parallelterminationcontrol), // .parallelterminationcontrol .pll_write_clk (pll_write_clk), // .pll_write_clk
.pll_mem_clk (pll_mem_clk), // pll_sharing.pll_mem_clk .pll_write_clk_pre_phy_clk (pll_write_clk_pre_phy_clk), // .pll_write_clk_pre_phy_clk
.pll_write_clk (pll_write_clk), // .pll_write_clk .pll_addr_cmd_clk (pll_addr_cmd_clk), // .pll_addr_cmd_clk
.pll_write_clk_pre_phy_clk (pll_write_clk_pre_phy_clk), // .pll_write_clk_pre_phy_clk .pll_locked (pll_locked), // .pll_locked
.pll_addr_cmd_clk (pll_addr_cmd_clk), // .pll_addr_cmd_clk .pll_avl_clk (pll_avl_clk), // .pll_avl_clk
.pll_locked (pll_locked), // .pll_locked .pll_config_clk (pll_config_clk), // .pll_config_clk
.pll_avl_clk (pll_avl_clk), // .pll_avl_clk .dll_delayctrl (dll_delayctrl) // dll_sharing.dll_delayctrl
.pll_config_clk (pll_config_clk), // .pll_config_clk
.dll_delayctrl (dll_delayctrl) // dll_sharing.dll_delayctrl
); );
endmodule endmodule
...@@ -321,9 +317,9 @@ endmodule ...@@ -321,9 +317,9 @@ endmodule
// Retrieval info: <generic name="HHP_REMAP_ADDR" value="true" /> // Retrieval info: <generic name="HHP_REMAP_ADDR" value="true" />
// Retrieval info: <generic name="USE_SEQUENCER_APB_BRIDGE" value="false" /> // Retrieval info: <generic name="USE_SEQUENCER_APB_BRIDGE" value="false" />
// Retrieval info: <generic name="DEFAULT_FAST_SIM_MODEL" value="true" /> // Retrieval info: <generic name="DEFAULT_FAST_SIM_MODEL" value="true" />
// Retrieval info: <generic name="PLL_SHARING_MODE" value="Slave" /> // Retrieval info: <generic name="PLL_SHARING_MODE" value="Master" />
// Retrieval info: <generic name="DLL_SHARING_MODE" value="Slave" /> // Retrieval info: <generic name="DLL_SHARING_MODE" value="Master" />
// Retrieval info: <generic name="OCT_SHARING_MODE" value="Master" /> // Retrieval info: <generic name="OCT_SHARING_MODE" value="Slave" />
// Retrieval info: <generic name="ABSTRACT_REAL_COMPARE_TEST" value="false" /> // Retrieval info: <generic name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
// Retrieval info: <generic name="INCLUDE_BOARD_DELAY_MODEL" value="false" /> // Retrieval info: <generic name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
// Retrieval info: <generic name="USE_FAKE_PHY" value="false" /> // Retrieval info: <generic name="USE_FAKE_PHY" value="false" />
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment