Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
cde216f4
Commit
cde216f4
authored
9 years ago
by
Zanting
Browse files
Options
Downloads
Patches
Plain Diff
Reverted to own pll/dll for 4g single rank slave
parent
c969adc1
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
libraries/technology/ddr/tech_ddr_component_pkg.vhd
+13
-15
13 additions, 15 deletions
libraries/technology/ddr/tech_ddr_component_pkg.vhd
with
13 additions
and
15 deletions
libraries/technology/ddr/tech_ddr_component_pkg.vhd
+
13
−
15
View file @
cde216f4
...
...
@@ -193,9 +193,9 @@ PACKAGE tech_ddr_component_pkg IS
pll_ref_clk
:
IN
STD_LOGIC
;
-- pll_ref_clk.clk
global_reset_n
:
IN
STD_LOGIC
;
-- global_reset.reset_n
soft_reset_n
:
IN
STD_LOGIC
;
-- soft_reset.reset_n
afi_clk
:
IN
STD_LOGIC
;
-- afi_clk_in.clk
afi_half_clk
:
IN
STD_LOGIC
;
-- afi_half_clk_in.clk
afi_reset_n
:
IN
STD_LOGIC
;
-- afi_reset_in.reset_n
afi_clk
:
OUT
STD_LOGIC
;
-- afi_clk_in.clk
afi_half_clk
:
OUT
STD_LOGIC
;
-- afi_half_clk_in.clk
afi_reset_n
:
OUT
STD_LOGIC
;
-- afi_reset_in.reset_n
mem_a
:
OUT
STD_LOGIC_VECTOR
(
15
DOWNTO
0
);
-- memory.mem_a
mem_ba
:
OUT
STD_LOGIC_VECTOR
(
2
DOWNTO
0
);
-- .mem_ba
mem_ck
:
OUT
STD_LOGIC_VECTOR
(
1
DOWNTO
0
);
-- .mem_ck
...
...
@@ -224,18 +224,16 @@ PACKAGE tech_ddr_component_pkg IS
local_init_done
:
OUT
STD_LOGIC
;
-- status.local_init_done
local_cal_success
:
OUT
STD_LOGIC
;
-- .local_cal_success
local_cal_fail
:
OUT
STD_LOGIC
;
-- .local_cal_fail
oct_rdn
:
IN
STD_LOGIC
;
-- oct.rdn
oct_rup
:
IN
STD_LOGIC
;
-- .rup
seriesterminationcontrol
:
OUT
STD_LOGIC_VECTOR
(
13
DOWNTO
0
);
-- oct_sharing.seriesterminationcontrol
parallelterminationcontrol
:
OUT
STD_LOGIC_VECTOR
(
13
DOWNTO
0
);
-- .parallelterminationcontrol
pll_mem_clk
:
IN
STD_LOGIC
;
-- pll_sharing.pll_mem_clk
pll_write_clk
:
IN
STD_LOGIC
;
-- .pll_write_clk
pll_write_clk_pre_phy_clk
:
IN
STD_LOGIC
;
-- .pll_write_clk_pre_phy_clk
pll_addr_cmd_clk
:
IN
STD_LOGIC
;
-- .pll_addr_cmd_clk
pll_locked
:
IN
STD_LOGIC
;
-- .pll_locked
pll_avl_clk
:
IN
STD_LOGIC
;
-- .pll_avl_clk
pll_config_clk
:
IN
STD_LOGIC
;
-- .pll_config_clk
dll_delayctrl
:
IN
STD_LOGIC_VECTOR
(
5
DOWNTO
0
)
-- dll_sharing.dll_delayctrl
seriesterminationcontrol
:
IN
STD_LOGIC_VECTOR
(
13
DOWNTO
0
);
-- oct_sharing.seriesterminationcontrol
parallelterminationcontrol
:
IN
STD_LOGIC_VECTOR
(
13
DOWNTO
0
);
-- .parallelterminationcontrol
pll_mem_clk
:
OUT
STD_LOGIC
;
-- pll_sharing.pll_mem_clk
pll_write_clk
:
OUT
STD_LOGIC
;
-- .pll_write_clk
pll_write_clk_pre_phy_clk
:
OUT
STD_LOGIC
;
-- .pll_write_clk_pre_phy_clk
pll_addr_cmd_clk
:
OUT
STD_LOGIC
;
-- .pll_addr_cmd_clk
pll_locked
:
OUT
STD_LOGIC
;
-- .pll_locked
pll_avl_clk
:
OUT
STD_LOGIC
;
-- .pll_avl_clk
pll_config_clk
:
OUT
STD_LOGIC
;
-- .pll_config_clk
dll_delayctrl
:
OUT
STD_LOGIC_VECTOR
(
5
DOWNTO
0
)
-- dll_sharing.dll_delayctrl
);
END
COMPONENT
;
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment