Skip to content
Snippets Groups Projects
Commit 13eddc87 authored by Reinier van der Walle's avatar Reinier van der Walle
Browse files

Merge branch 'L2SDP-541' into 'master'

areset -> async

Closes L2SDP-541

See merge request desp/hdl!181
parents 40bed16d 647b009e
Branches
No related tags found
1 merge request!181areset -> async
Pipeline #22410 passed
...@@ -368,15 +368,15 @@ BEGIN ...@@ -368,15 +368,15 @@ BEGIN
rx_xcvr_ready_in_arr(i) <= '1' when rx_csr_lane_powerdown_arr(i)='1' OR xcvr_rst_ctrl_rx_ready_arr(i)='1' else '0'; rx_xcvr_ready_in_arr(i) <= '1' when rx_csr_lane_powerdown_arr(i)='1' OR xcvr_rst_ctrl_rx_ready_arr(i)='1' else '0';
-- synchronize rx_xcvr_ready_in_arr to mm_clk -- synchronize rx_xcvr_ready_in_arr to mm_clk
u_common_areset_rx_xcvr_ready : ENTITY common_lib.common_areset u_common_async_rx_xcvr_ready : ENTITY common_lib.common_async
GENERIC MAP ( GENERIC MAP (
g_in_rst_level => '0', -- rst is asserted immediately in_rst = '0' g_rst_level => '0' -- When in_rst is asserted, dout = '0'
g_rst_level => '0' -- When in_rst is asserted, out_rst = '0'
) )
PORT MAP ( PORT MAP (
in_rst => rx_xcvr_ready_in_arr(i), rst => mm_rst,
clk => mm_clk, clk => mm_clk,
out_rst => mm_rx_xcvr_ready_in_arr(i) din => rx_xcvr_ready_in_arr(i),
dout => mm_rx_xcvr_ready_in_arr(i)
); );
-- Invert thr active-low resets -- Invert thr active-low resets
......
...@@ -367,15 +367,15 @@ BEGIN ...@@ -367,15 +367,15 @@ BEGIN
rx_xcvr_ready_in_arr(i) <= '1' when rx_csr_lane_powerdown_arr(i)='1' OR xcvr_rst_ctrl_rx_ready_arr(i)='1' else '0'; rx_xcvr_ready_in_arr(i) <= '1' when rx_csr_lane_powerdown_arr(i)='1' OR xcvr_rst_ctrl_rx_ready_arr(i)='1' else '0';
-- synchronize rx_xcvr_ready_in_arr to mm_clk -- synchronize rx_xcvr_ready_in_arr to mm_clk
u_common_areset_rx_xcvr_ready : ENTITY common_lib.common_areset u_common_async_rx_xcvr_ready : ENTITY common_lib.common_async
GENERIC MAP ( GENERIC MAP (
g_in_rst_level => '0', -- rst is asserted immediately in_rst = '0' g_rst_level => '0' -- When in_rst is asserted, dout = '0'
g_rst_level => '0' -- When in_rst is asserted, out_rst = '0'
) )
PORT MAP ( PORT MAP (
in_rst => rx_xcvr_ready_in_arr(i), rst => mm_rst,
clk => mm_clk, clk => mm_clk,
out_rst => mm_rx_xcvr_ready_in_arr(i) din => rx_xcvr_ready_in_arr(i),
dout => mm_rx_xcvr_ready_in_arr(i)
); );
-- Invert thr active-low resets -- Invert thr active-low resets
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment