Skip to content
Snippets Groups Projects
Commit 10f05e3b authored by Eric Kooistra's avatar Eric Kooistra
Browse files

Added read back of the setting for the block generator.

parent 15da6c9b
No related branches found
No related tags found
No related merge requests found
...@@ -163,6 +163,9 @@ if __name__ == "__main__": ...@@ -163,6 +163,9 @@ if __name__ == "__main__":
# Write setting for the block generator: # Write setting for the block generator:
bg.write_block_gen_settings(samplesPerPacket=c_frame_size, blocksPerSync=g_nof_blocks, gapSize=c_gap_size, memLowAddr=0, memHighAddr=c_bg_ram_size-1, BSNInit=10) bg.write_block_gen_settings(samplesPerPacket=c_frame_size, blocksPerSync=g_nof_blocks, gapSize=c_gap_size, memLowAddr=0, memHighAddr=c_bg_ram_size-1, BSNInit=10)
# Read back the setting for the block generator:
bg.read_block_gen_settings()
# Write the stimuli to the block generator and enable the block generator # Write the stimuli to the block generator and enable the block generator
if c_write_block_gen == True: if c_write_block_gen == True:
for i in range(c_bg_nof_streams): for i in range(c_bg_nof_streams):
...@@ -180,7 +183,7 @@ if __name__ == "__main__": ...@@ -180,7 +183,7 @@ if __name__ == "__main__":
bg_data = flatten(bg_data) bg_data = flatten(bg_data)
# Enable the blockgenerator # Enable the blockgenerator
bg.write_enable() bg.write_enable()
# Wait until the DDR3 model is initialized. # Wait until the DDR3 model is initialized.
if tc.sim == True: if tc.sim == True:
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment