Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
T
tango
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira issues
Open Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Package registry
Container registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
LOFAR2.0
tango
Merge requests
!968
L2SS-1972
: Export jesd error mettrics to prometheus
Code
Review changes
Check out branch
Open in Workspace
Download
Patches
Plain diff
Merged
L2SS-1972
: Export jesd error mettrics to prometheus
L2SS-1972
into
master
Overview
0
Commits
1
Pipelines
0
Changes
3
Merged
Corné Lukken
requested to merge
L2SS-1972
into
master
10 months ago
Overview
0
Commits
1
Pipelines
0
Changes
3
Expand
Closes
L2SS-1972
0
0
Merge request reports
Compare
master
master (base)
and
latest version
latest version
81982267
1 commit,
10 months ago
3 files
+
3
−
2
Side-by-side
Compare changes
Side-by-side
Inline
Show whitespace changes
Show one file at a time
Files
3
Search (e.g. *.vue) (Ctrl+P)
tangostationcontrol/tangostationcontrol/devices/sdp/sdp.py
+
1
−
1
Options
@@ -40,7 +40,7 @@ __all__ = ["SDP"]
@@ -40,7 +40,7 @@ __all__ = ["SDP"]
"
FPGA_sdp_info_*
"
,
"
FPGA_sdp_info_*
"
,
"
FPGA_subband_weights_*
"
,
"
FPGA_subband_weights_*
"
,
"
FPGA_signal_input_samples_delay_*
"
,
"
FPGA_signal_input_samples_delay_*
"
,
"
FPGA_jesd204b_*
"
,
"
FPGA_jesd204b_
csr_
*
"
,
"
FPGA_wg_amplitude_*
"
,
"
FPGA_wg_amplitude_*
"
,
"
FPGA_wg_frequency_*
"
,
"
FPGA_wg_frequency_*
"
,
"
FPGA_wg_phase_*
"
,
"
FPGA_wg_phase_*
"
,
Loading