Skip to content
Snippets Groups Projects
Commit ff253101 authored by Jan David Mol's avatar Jan David Mol
Browse files

L2SS-705: Use TR_fpga_mask_R to make sure we watch what SDP is configured to control

parent 541a7be2
No related branches found
No related tags found
1 merge request!274L2SS-705: Read values directly from the hardware instead of through the proxy
......@@ -171,20 +171,20 @@ class SDP(opcua_device):
FPGA_input_error_R = attribute(dtype=(bool,), max_dim_x=16, fisallowed="is_attribute_wrapper_allowed")
def read_FPGA_error_R(self):
return self.read_attribute("TR_fpga_mask_RW") & (
return self.read_attribute("TR_fpga_mask_R") & (
self.read_attribute("TR_fpga_communication_error_R")
| (self.read_attribute("FPGA_firmware_version_R") != "")
| (self.read_attribute("FPGA_jesd204b_csr_dev_syncn_R") == 0).any(axis=1)
)
def read_FPGA_processing_error_R(self):
return self.read_attribute("TR_fpga_mask_RW") & (
return self.read_attribute("TR_fpga_mask_R") & (
~self.read_attribute("FPGA_processing_enable_R")
| (self.read_attribute("FPGA_boot_image_R") == 0)
)
def read_FPGA_input_error_R(self):
return self.read_attribute("TR_fpga_mask_RW") & (
return self.read_attribute("TR_fpga_mask_R") & (
self.read_attribute("FPGA_wg_enable_R").any(axis=1)
| (self.read_attribute("FPGA_signal_input_rms_R") == 0).any(axis=1)
)
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment