Skip to content
Snippets Groups Projects
Commit d1b420cc authored by Jan David Mol's avatar Jan David Mol
Browse files

Stream LTS to DISTURB1, with the actual FPGA we use there

parent a26f5735
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
CDB/stations/LTS_ConfigDb.json
+ 51
− 33
View file @ d1b420cc
......@@ -38,40 +38,58 @@
"5.0"
],
"FPGA_beamlet_output_hdr_eth_destination_mac_RW_default": [
"00:07:43:06:c7:00",
"00:07:43:06:c7:00",
"00:07:43:06:c7:00",
"00:07:43:06:c7:00",
"00:07:43:06:c7:00",
"00:07:43:06:c7:00",
"00:07:43:06:c7:00",
"00:07:43:06:c7:00",
"00:07:43:06:c7:00",
"00:07:43:06:c7:00",
"00:07:43:06:c7:00",
"00:07:43:06:c7:00",
"00:07:43:06:c7:00",
"00:07:43:06:c7:00",
"00:07:43:06:c7:00",
"00:07:43:06:c7:00"
"90:e2:ba:7a:a9:64",
"90:e2:ba:7a:a9:64",
"90:e2:ba:7a:a9:64",
"90:e2:ba:7a:a9:64",
"90:e2:ba:7a:a9:64",
"90:e2:ba:7a:a9:64",
"90:e2:ba:7a:a9:64",
"90:e2:ba:7a:a9:64",
"90:e2:ba:7a:a9:64",
"90:e2:ba:7a:a9:64",
"90:e2:ba:7a:a9:64",
"90:e2:ba:7a:a9:64",
"90:e2:ba:7a:a9:64",
"90:e2:ba:7a:a9:64",
"90:e2:ba:7a:a9:64",
"90:e2:ba:7a:a9:64"
],
"FPGA_beamlet_output_hdr_ip_destination_address_RW_default": [
"192.168.0.254",
"192.168.0.254",
"192.168.0.254",
"192.168.0.254",
"192.168.0.254",
"192.168.0.254",
"192.168.0.254",
"192.168.0.254",
"192.168.0.254",
"192.168.0.254",
"192.168.0.254",
"192.168.0.254",
"192.168.0.254",
"192.168.0.254",
"192.168.0.254",
"192.168.0.254"
"192.168.2.249",
"192.168.2.249",
"192.168.2.249",
"192.168.2.249",
"192.168.2.249",
"192.168.2.249",
"192.168.2.249",
"192.168.2.249",
"192.168.2.249",
"192.168.2.249",
"192.168.2.249",
"192.168.2.249",
"192.168.2.249",
"192.168.2.249",
"192.168.2.249",
"192.168.2.249"
],
"FPGA_beamlet_offload_hdr_udp_destination_port_RW_default": [
"1234",
"1234",
"1234",
"1234",
"1234",
"1234",
"1234",
"1234",
"1234",
"1234",
"1234",
"1234",
"1234",
"1234",
"1234",
"1234"
]
}
}
......@@ -116,7 +134,7 @@
"TR_fpga_mask_RW_default": [
"False", "False", "False", "False",
"False", "False", "False", "False",
"True", "True", "True", "True",
"False", "False", "False", "True",
"False", "False", "False", "False"
],
"FPGA_sdp_info_station_id_RW_default": [
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment