Updated information header. Modified to be compatible with Agilex 7. The modification is based on the architecture of common_ram_crw_crw.vhd. Changed the use of tech_memory_ram_cr_cw to tech_memory_ram_r_w for gen_simple_dual_port.