Skip to content
Snippets Groups Projects
Commit 76ddb1cb authored by David Brouwer's avatar David Brouwer
Browse files

Updated information header. Modified to be compatible with Agilex 7. The... 

Updated information header. Modified to be compatible with Agilex 7. The modification is based on the architecture of common_ram_crw_crw.vhd. Changed the use of tech_memory_ram_cr_cw to tech_memory_ram_r_w for gen_simple_dual_port.
parent a522ed59
No related branches found
No related tags found
1 merge request!363Porting ram for Intel Agilex 7
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment