Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
34e73b1cfdfd0d82a6a9fd7bd62547e518a4fe9d
Select Git revision
Branches
4
L2SDP-LIFT
L2SDP-1113
master
default
protected
HPR-158
4 results
hdl
libraries
io
ddr3
src
vhdl
ddr3_transpose.vhd
Author
Search by author
Any Author
authors
Daniel van der Schuur
schuur
Eric Kooistra
kooistra
Gijs Schoonderbeek
schoonderbeek
Jonathan Hargreaves
hargreaves
Pieter Donker
donker
Reinier van der Walle
walle
Steven van der Vlugt
vlugt
7 authors
Apr 08, 2015
Replaced port types
· 34e73b1c
Pepping
authored
10 years ago
34e73b1c
Apr 02, 2015
Another type
· 192e1dad
Pepping
authored
10 years ago
192e1dad
Added mm ports
· 7c71ba31
Pepping
authored
10 years ago
7c71ba31
Fixed type
· ec5d21bf
Pepping
authored
10 years ago
ec5d21bf
Added register map to read out DDR3 uniphy status signals
· 5f54085b
Pepping
authored
10 years ago
5f54085b
copy + added ddr_ref_clk en ddr_gen_clk
· 95cc27d9
Pepping
authored
10 years ago
95cc27d9
Loading
