Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

H

HDL
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Iterations
- Wiki
- Requirements
- Jira
- Environments
- Incidents

Snippets Groups Projects

fe2fb937

Commit fe2fb937 authored 10 years ago by Eric Kooistra

Downloads
- Patches
- Plain Diff

Moved the inferred IP to dedicated files for clarity.

parent 2edcd98c

No related branches found

No related tags found

No related merge requests found

Changes 7

Hide whitespace changes

Inline Side-by-side

Showing

libraries/technology/ip_arria10/ram/hdllib.cfg 4 additions, 0 deletions

libraries/technology/ip_arria10/ram/hdllib.cfg
libraries/technology/ip_arria10/ram/ip_arria10_ram_cr_cw.vhd 15 additions, 77 deletions

libraries/technology/ip_arria10/ram/ip_arria10_ram_cr_cw.vhd
libraries/technology/ip_arria10/ram/ip_arria10_ram_crw_crw.vhd 1 addition, 74 deletions

...ries/technology/ip_arria10/ram/ip_arria10_ram_crw_crw.vhd
libraries/technology/ip_arria10/ram/ip_arria10_ram_r_w.vhd 1 addition, 57 deletions

libraries/technology/ip_arria10/ram/ip_arria10_ram_r_w.vhd
libraries/technology/ip_arria10/ram/ip_arria10_simple_dual_port_ram_dual_clock.vhd 80 additions, 0 deletions

...rria10/ram/ip_arria10_simple_dual_port_ram_dual_clock.vhd
libraries/technology/ip_arria10/ram/ip_arria10_simple_dual_port_ram_single_clock.vhd 76 additions, 0 deletions

...ia10/ram/ip_arria10_simple_dual_port_ram_single_clock.vhd
libraries/technology/ip_arria10/ram/ip_arria10_true_dual_port_ram_dual_clock.vhd 92 additions, 0 deletions

..._arria10/ram/ip_arria10_true_dual_port_ram_dual_clock.vhd

with 269 additions and 208 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment