-Increased witdh of gap setting (and others) to 24 bits as 16 bits is not

 enough to create the duty cycle needed for ARTS (9375/160000).
-During init state, the block gen does not start until XON is high. This fixes
 the internal data flushing when en=1 but xon=0.