Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
f1cc56a6
Commit
f1cc56a6
authored
10 years ago
by
Eric Kooistra
Browse files
Options
Downloads
Patches
Plain Diff
Added technology libraries for ip_arria10. Added copy_hex_files for DDR4 IP simulation.
parent
9fed08ae
No related branches found
Branches containing commit
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
libraries/io/ddr/hdllib.cfg
+10
-4
10 additions, 4 deletions
libraries/io/ddr/hdllib.cfg
with
10 additions
and
4 deletions
libraries/io/ddr/hdllib.cfg
+
10
−
4
View file @
f1cc56a6
...
...
@@ -8,6 +8,7 @@ build_dir_synth = $HDL_BUILD_DIR
modelsim_compile_ip_files
=
$RADIOHDL/libraries/technology/ip_stratixiv/ddr3_uphy_4g_800_master/copy_hex_files.tcl
$RADIOHDL/libraries/technology/ip_arria10/ddr4_4g_1600/copy_hex_files.tcl
synth_files
=
src/vhdl/io_ddr_driver_flush_ctrl.vhd
...
...
@@ -20,9 +21,14 @@ test_bench_files =
tb/vhdl/tb_tb_io_ddr.vhd
modelsim_search_libraries
=
altera_ver
lpm_ver
sgate_ver
altera_mf_ver
altera_lnsim_ver
stratixiv_ver
stratixiv_hssi_ver
stratixiv_pcie_hip_ver
altera
lpm
sgate
altera_mf
altera_lnsim
stratixiv
stratixiv_hssi
stratixiv_pcie_hip
# altera_ver lpm_ver sgate_ver altera_mf_ver altera_lnsim_ver stratixiv_ver stratixiv_hssi_ver stratixiv_pcie_hip_ver twentynm_ver twentynm_hssi_ver twentynm_hip_ver
# altera lpm sgate altera_mf altera_lnsim stratixiv stratixiv_hssi stratixiv_pcie_hip twentynm twentynm_hssi twentynm_hip
# stratixiv only
# altera_ver lpm_ver sgate_ver altera_mf_ver altera_lnsim_ver stratixiv_ver stratixiv_hssi_ver stratixiv_pcie_hip_ver
# altera lpm sgate altera_mf altera_lnsim stratixiv stratixiv_hssi stratixiv_pcie_hip
# arria10 only
# altera_ver lpm_ver sgate_ver altera_mf_ver altera_lnsim_ver twentynm_ver twentynm_hssi_ver twentynm_hip_ver
# altera lpm sgate altera_mf altera_lnsim twentynm twentynm_hssi twentynm_hip
# both (will yield errors if the technology library is not available in simulator but these errors can be ignored)
altera_ver
lpm_ver
sgate_ver
altera_mf_ver
altera_lnsim_ver
stratixiv_ver
stratixiv_hssi_ver
stratixiv_pcie_hip_ver
twentynm_ver
twentynm_hssi_ver
twentynm_hip_ver
altera
lpm
sgate
altera_mf
altera_lnsim
stratixiv
stratixiv_hssi
stratixiv_pcie_hip
twentynm
twentynm_hssi
twentynm_hip
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment