Skip to content

GitLab

Explore

Sign in
Register

Primary navigation

Project

H

HDL
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Iterations
- Wiki
- Requirements
- Jira
- Environments
- Incidents

Snippets Groups Projects

e8956d9d

Commit e8956d9d authored 10 years ago by Eric Kooistra

Downloads
- Patches
- Plain Diff

Added g_sim, when TRUE then use internal DDR memory model in tech_ddr...

Added g_sim, when TRUE then use internal DDR memory model in tech_ddr component. When FALSE use DDR memory model in test bench.

parent 945c7d3b

No related branches found

No related tags found

Loading

Changes 4

Hide whitespace changes

Inline Side-by-side

Showing

libraries/io/ddr/src/vhdl/io_ddr.vhd 8 additions, 2 deletions

libraries/io/ddr/src/vhdl/io_ddr.vhd
libraries/io/ddr/tb/vhdl/tb_io_ddr.vhd 16 additions, 11 deletions

libraries/io/ddr/tb/vhdl/tb_io_ddr.vhd
libraries/io/ddr/tb/vhdl/tb_tb_io_ddr.vhd 8 additions, 6 deletions

libraries/io/ddr/tb/vhdl/tb_tb_io_ddr.vhd
libraries/technology/ddr/tech_ddr.vhd 27 additions, 4 deletions

libraries/technology/ddr/tech_ddr.vhd

with 59 additions and 23 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment