Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
e4ea44b8
Commit
e4ea44b8
authored
1 year ago
by
Eric Kooistra
Browse files
Options
Downloads
Patches
Plain Diff
Show dbg_bsn_offset when payload error is inferred.
parent
414dbd2f
No related branches found
No related tags found
1 merge request
!336
Resolve L2SDP-958
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
applications/lofar2/libraries/sdp/src/vhdl/sdp_beamformer_output.vhd
+3
-0
3 additions, 0 deletions
...s/lofar2/libraries/sdp/src/vhdl/sdp_beamformer_output.vhd
with
3 additions
and
0 deletions
applications/lofar2/libraries/sdp/src/vhdl/sdp_beamformer_output.vhd
+
3
−
0
View file @
e4ea44b8
...
...
@@ -103,6 +103,7 @@ architecture str of sdp_beamformer_output is
signal
dp_pipeline_ready_src_out
:
t_dp_sosi
;
signal
dp_pipeline_ready_src_in
:
t_dp_siso
;
signal
dbg_bsn_offset
:
std_logic
;
signal
payload_err
:
std_logic_vector
(
0
downto
0
);
signal
station_info
:
std_logic_vector
(
15
downto
0
)
:
=
(
others
=>
'0'
);
...
...
@@ -126,6 +127,7 @@ begin
-- synthesis translate_off
-- Force BSN error in simulation to verify payload error in tb_lofar2_unb2c_sdp_station_bf.vhd,
-- this will cause two times payload errors, one when BSN goes wrong and one when BSN goes ok again.
dbg_bsn_offset
<=
'0'
;
if
v_ref_time
=
0
ns
then
if
in_sosi
.
sop
=
'1'
then
-- Use start of input as reference time, rather than e.g. fixed 50 us, to be
...
...
@@ -146,6 +148,7 @@ begin
-- is restored after first block, so the merged blocks do not have
-- incrementing bsn
-- . index >= 5 : bsn ok and payload_error = '0'.
dbg_bsn_offset
<=
'1'
;
snk_in_concat
.
bsn
<=
INCR_UVEC
(
in_sosi
.
bsn
,
1
);
end
if
;
-- synthesis translate_on
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment