Skip to content
Snippets Groups Projects
Commit d2e1f4e6 authored by Eric Kooistra's avatar Eric Kooistra
Browse files

Added missing JESD204B MM register fields.

parent 0950f231
Branches
No related tags found
1 merge request!258Shortened sync interval and used pps_rst to make the tb simulate faster (few...
...@@ -55,9 +55,14 @@ peripherals: ...@@ -55,9 +55,14 @@ peripherals:
- - {field_name: rx_syncn_sysref_ctrl, mm_width: 25, bit_offset: 0, access_mode: RW, address_offset: 0x54} - - {field_name: rx_syncn_sysref_ctrl, mm_width: 25, bit_offset: 0, access_mode: RW, address_offset: 0x54}
- - {field_name: rx_csr_lmfc_offset, mm_width: 8, bit_offset: 12, access_mode: RW, address_offset: 0x54} - - {field_name: rx_csr_lmfc_offset, mm_width: 8, bit_offset: 12, access_mode: RW, address_offset: 0x54}
- - {field_name: rx_csr_rbd_offset, mm_width: 8, bit_offset: 3, access_mode: RW, address_offset: 0x54} - - {field_name: rx_csr_rbd_offset, mm_width: 8, bit_offset: 3, access_mode: RW, address_offset: 0x54}
- - {field_name: rx_csr_sysref_always_on, mm_width: 1, bit_offset: 1, access_mode: RW, address_offset: 0x54} - - {field_name: rx_csr_sysref_singled, mm_width: 1, bit_offset: 2, access_mode: RW, address_offset: 0x54}
- - {field_name: rx_csr_sysref_alwayson, mm_width: 1, bit_offset: 1, access_mode: RW, address_offset: 0x54}
- - {field_name: rx_csr_link_reinit, mm_width: 1, bit_offset: 0, access_mode: RW, address_offset: 0x54}
- - {field_name: ctrl_reserve, mm_width: 32, bit_offset: 0, access_mode: RO, address_offset: 0x58}
- - {field_name: rx_err0, mm_width: 9, bit_offset: 0, access_mode: RW, address_offset: 0x60} - - {field_name: rx_err0, mm_width: 9, bit_offset: 0, access_mode: RW, address_offset: 0x60}
- - {field_name: rx_err1, mm_width: 10, bit_offset: 0, access_mode: RW, address_offset: 0x64} - - {field_name: rx_err1, mm_width: 10, bit_offset: 0, access_mode: RW, address_offset: 0x64}
- - {field_name: rx_err_enable, mm_width: 32, bit_offset: 0, access_mode: RW, address_offset: 0x74}
- - {field_name: rx_err_link_reinit, mm_width: 32, bit_offset: 0, access_mode: RW, address_offset: 0x78}
- - {field_name: csr_rbd_count, mm_width: 8, bit_offset: 3, access_mode: RO, address_offset: 0x80} - - {field_name: csr_rbd_count, mm_width: 8, bit_offset: 3, access_mode: RO, address_offset: 0x80}
- - {field_name: csr_dev_syncn, mm_width: 1, bit_offset: 0, access_mode: RO, address_offset: 0x80} - - {field_name: csr_dev_syncn, mm_width: 1, bit_offset: 0, access_mode: RO, address_offset: 0x80}
- - {field_name: rx_status1, mm_width: 24, bit_offset: 0, access_mode: RW, address_offset: 0x84} - - {field_name: rx_status1, mm_width: 24, bit_offset: 0, access_mode: RW, address_offset: 0x84}
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment