Skip to content
Snippets Groups Projects
Commit af073925 authored by Reinier van der Walle's avatar Reinier van der Walle
Browse files

removed latch from io_ddr_reg

parent f15afa5d
No related branches found
No related tags found
1 merge request!392added qsfp_leds_v2 and connected the DDR cal OK signal.
Pipeline #76381 passed
...@@ -78,7 +78,7 @@ architecture rtl of io_ddr_reg is ...@@ -78,7 +78,7 @@ architecture rtl of io_ddr_reg is
nof_dat => 8, nof_dat => 8,
init_sl => '0'); init_sl => '0');
signal i_dvr_mosi : t_mem_ctlr_mosi; signal i_dvr_mosi : t_mem_ctlr_mosi := c_mem_ctlr_mosi_rst;
begin begin
dvr_mosi <= i_dvr_mosi; dvr_mosi <= i_dvr_mosi;
...@@ -102,6 +102,8 @@ begin ...@@ -102,6 +102,8 @@ begin
-- Write access defaults -- Write access defaults
i_dvr_mosi.burstbegin <= '0'; i_dvr_mosi.burstbegin <= '0';
i_dvr_mosi.wrdata <= (others => '0'); -- no data is set, only control signals.
i_dvr_mosi.rd <= '0'; -- = no need to control i_dvr_mosi.rd as i_dvr_mosi.wr = wr_not_rd.
-- Write access: set register value -- Write access: set register value
if sla_in.wr = '1' then if sla_in.wr = '1' then
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment