-Used RESIZE_DP_DSP_DATA on the adder inputs and outputs:

 . For human readability
 . This however also fixed the mismatch between the Python model and the VHDL.