Skip to content
Snippets Groups Projects
Commit 972e652d authored by David Brouwer's avatar David Brouwer
Browse files

Copied the ip_arria10_e2sg/ram/ip_arria10_e2sg_<ram_name>.vhd file and copied...

Copied the ip_arria10_e2sg/ram/ip_arria10_e2sg_<ram_name>.vhd file and copied in the component declaration and instance example from generated/ram_2port_2040/sim/ip_agi027_xxxx_ram_<ram_name>_ram_2port_2040_<generated_hash>.vhd. Updated information header. Changed the technology_name from ip_arria10_e2sg to ip_agi027_xxxx. Checked the differences between the underlying files where the original vhd file is based on. There are no significant differences. Most of the parameters that are different are added and commented out.
parent e326f6cb
No related branches found
No related tags found
1 merge request!363Porting ram for Intel Agilex 7
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment