Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
9551a1ab
Commit
9551a1ab
authored
7 years ago
by
Reinier van der Walle
Browse files
Options
Downloads
Patches
Plain Diff
No commit message
No commit message
parent
956c197c
No related branches found
Branches containing commit
No related tags found
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
libraries/io/eth/hdllib.cfg
+1
-1
1 addition, 1 deletion
libraries/io/eth/hdllib.cfg
libraries/io/eth/src/vhdl/eth_checksum_10g.vhd
+3
-3
3 additions, 3 deletions
libraries/io/eth/src/vhdl/eth_checksum_10g.vhd
with
4 additions
and
4 deletions
libraries/io/eth/hdllib.cfg
+
1
−
1
View file @
9551a1ab
...
...
@@ -7,7 +7,7 @@ hdl_lib_technology =
synth_files
=
src/vhdl/eth_pkg.vhd
src/vhdl/eth_checksum.vhd
src/vhdl/eth_checksum_10
G
.vhd
src/vhdl/eth_checksum_10
g
.vhd
src/vhdl/eth_hdr_store.vhd
src/vhdl/eth_hdr_status.vhd
src/vhdl/eth_hdr_ctrl.vhd
...
...
This diff is collapsed.
Click to expand it.
libraries/io/eth/src/vhdl/eth_checksum_10
G
.vhd
→
libraries/io/eth/src/vhdl/eth_checksum_10
g
.vhd
+
3
−
3
View file @
9551a1ab
...
...
@@ -46,7 +46,7 @@ USE dp_lib.dp_stream_pkg.ALL;
-- snk_in.valid is inactive and that snk_in.valid is only active for new
-- data.
ENTITY
eth_checksum_10
G_tx
IS
ENTITY
eth_checksum_10
g
IS
PORT
(
rst
:
IN
STD_LOGIC
;
clk
:
IN
STD_LOGIC
;
...
...
@@ -57,9 +57,9 @@ ENTITY eth_checksum_10G_tx IS
src_in
:
IN
t_dp_siso
;
snk_out
:
OUT
t_dp_siso
);
END
eth_checksum_10
G_tx
;
END
eth_checksum_10
g
;
ARCHITECTURE
rtl
OF
eth_checksum_10
G_tx
IS
ARCHITECTURE
rtl
OF
eth_checksum_10
g
IS
CONSTANT
c_cin_w
:
NATURAL
:
=
4
;
--true_log2(c_nof_half_words - 1);
CONSTANT
c_pipeline_delay
:
NATURAL
:
=
2
;
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment