Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
80dc6bb8
Commit
80dc6bb8
authored
9 years ago
by
Kenneth Hiemstra
Browse files
Options
Downloads
Patches
Plain Diff
compiler options corrected
parent
7e37db9e
No related branches found
No related tags found
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
boards/uniboard2/libraries/unb2_board/quartus/unb2_board.qsf
+0
-1
0 additions, 1 deletion
boards/uniboard2/libraries/unb2_board/quartus/unb2_board.qsf
boards/uniboard2/libraries/unb2_board/quartus/unb2_board.sdc
+1
-4
1 addition, 4 deletions
boards/uniboard2/libraries/unb2_board/quartus/unb2_board.sdc
with
1 addition
and
5 deletions
boards/uniboard2/libraries/unb2_board/quartus/unb2_board.qsf
+
0
−
1
View file @
80dc6bb8
...
@@ -67,7 +67,6 @@ set_global_assignment -name OPTIMIZE_HOLD_TIMING "ALL PATHS"
...
@@ -67,7 +67,6 @@ set_global_assignment -name OPTIMIZE_HOLD_TIMING "ALL PATHS"
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name ROUTER_CLOCKING_TOPOLOGY_ANALYSIS ON
set_global_assignment -name ROUTER_CLOCKING_TOPOLOGY_ANALYSIS ON
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM
...
...
This diff is collapsed.
Click to expand it.
boards/uniboard2/libraries/unb2_board/quartus/unb2_board.sdc
+
1
−
4
View file @
80dc6bb8
...
@@ -33,11 +33,8 @@ create_clock -period 1.552 -name {SA_CLK} { SA_CLK }
...
@@ -33,11 +33,8 @@ create_clock -period 1.552 -name {SA_CLK} { SA_CLK }
create_clock -period 1.552 -name {SB_CLK} { SB_CLK }
create_clock -period 1.552 -name {SB_CLK} { SB_CLK }
create_clock -period 1.552 -name {BCK_REF_CLK} { BCK_REF_CLK }
create_clock -period 1.552 -name {BCK_REF_CLK} { BCK_REF_CLK }
derive_pll_clocks
derive_pll_clocks
derive_clock_uncertainty
#derive_clock_uncertainty
# Effectively set false path from this clock to all other clocks
# Effectively set false path from this clock to all other clocks
#set_clock_groups -asynchronous -group [get_clocks altera_reserved_tck]
#set_clock_groups -asynchronous -group [get_clocks altera_reserved_tck]
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment