Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
7e99a602
Commit
7e99a602
authored
1 year ago
by
David Brouwer
Browse files
Options
Downloads
Patches
Plain Diff
RTSD-209
: Fix g_in_dat_a -> g_in_dat_b for datab in component lpm_mult.
parent
6b4df340
No related branches found
No related tags found
1 merge request
!370
RTSD-229: Verify the wpfb for iwave agilex7 through synthesis in Quartus
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
libraries/technology/ip_agi027_xxxx/mult/ip_agi027_xxxx_mult.vhd
+2
-2
2 additions, 2 deletions
...es/technology/ip_agi027_xxxx/mult/ip_agi027_xxxx_mult.vhd
with
2 additions
and
2 deletions
libraries/technology/ip_agi027_xxxx/mult/ip_agi027_xxxx_mult.vhd
+
2
−
2
View file @
7e99a602
...
...
@@ -37,7 +37,7 @@ use ieee.numeric_std.all;
library
lpm
;
use
lpm
.
lpm_components
.
all
;
entity
ip_agi027_xxxx_mult
is
entity
ip_agi027_xxxx_mult
is
generic
(
g_in_a_w
:
positive
:
=
18
;
-- Width of the data A port
g_in_b_w
:
positive
:
=
18
;
-- Width of the data B port
...
...
@@ -80,7 +80,7 @@ architecture str of ip_agi027_xxxx_mult is
);
port
(
dataa
:
in
std_logic_vector
(
g_nof_mult
*
g_in_a_w
-
1
downto
0
);
datab
:
in
std_logic_vector
(
g_nof_mult
*
g_in_
a
_w
-
1
downto
0
);
datab
:
in
std_logic_vector
(
g_nof_mult
*
g_in_
b
_w
-
1
downto
0
);
-- sum : in STD_LOGIC_VECTOR((g_nof_mult*g_in_s_w-1 DOWNTO 0) := (OTHERS => '0'); (not used in current designs)
-- aclr : in STD_LOGIC; (not used in current designs)
clock
:
in
std_logic
;
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment