Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

H

HDL
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Iterations
- Wiki
- Requirements
- Jira
- Environments
- Incidents

Snippets Groups Projects

70caace2

Commit 70caace2 authored 2 years ago by Eric Kooistra

Downloads
- Patches
- Plain Diff

Added synthesis project for dp_bsn_align_v2.vhd to investigate M20K BRAM usage.

parent b986ac99

No related branches found

No related tags found

1 merge request!254Corrected c_block_size_w, by using +1 to ensure that g_block_size that is...

Changes 4

Hide whitespace changes

Inline Side-by-side

Showing

libraries/base/dp/hdllib.cfg 2 additions, 0 deletions

libraries/base/dp/hdllib.cfg
libraries/base/dp/quartus_unb2c/dp_bsn_align_v2.qpf 31 additions, 0 deletions

libraries/base/dp/quartus_unb2c/dp_bsn_align_v2.qpf
libraries/base/dp/quartus_unb2c/dp_bsn_align_v2.qsf 125 additions, 0 deletions

libraries/base/dp/quartus_unb2c/dp_bsn_align_v2.qsf
libraries/base/dp/src/vhdl/dp_bsn_align_v2.vhd 5 additions, 5 deletions

libraries/base/dp/src/vhdl/dp_bsn_align_v2.vhd

with 163 additions and 5 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment