Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
6920d175
Commit
6920d175
authored
3 years ago
by
Reinier van der Walle
Browse files
Options
Downloads
Patches
Plain Diff
processed review comments
parent
e4f3c9c7
No related branches found
Branches containing commit
No related tags found
1 merge request
!222
added sync and bsn signals to dp_block_from_mm and fixed beamlet output
Pipeline
#26559
passed
3 years ago
Stage: simulation
Stage: synthesis
Changes
2
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
applications/lofar2/libraries/sdp/src/vhdl/sdp_beamformer_remote.vhd
+2
-2
2 additions, 2 deletions
...s/lofar2/libraries/sdp/src/vhdl/sdp_beamformer_remote.vhd
libraries/base/dp/src/vhdl/dp_block_from_mm.vhd
+7
-1
7 additions, 1 deletion
libraries/base/dp/src/vhdl/dp_block_from_mm.vhd
with
9 additions
and
3 deletions
applications/lofar2/libraries/sdp/src/vhdl/sdp_beamformer_remote.vhd
+
2
−
2
View file @
6920d175
...
...
@@ -214,8 +214,8 @@ BEGIN
-- repacking bf_sum re/im to data field and combine with pipelined_beamlets_sosi.
p_wire_bf_sum_sosi
:
PROCESS
(
pipelined_beamlets_sosi
,
i_bf_sum_sosi
)
BEGIN
bf_sum_data_sosi
<=
pipelined_beamlets_sosi
;
bf_sum_sosi
<=
pipelined_beamlets_sosi
;
bf_sum_data_sosi
<=
pipelined_beamlets_sosi
;
-- To preserve sosi control signals as dp_complex_add removes them.
bf_sum_sosi
<=
pipelined_beamlets_sosi
;
-- To preserve sosi control signals as dp_complex_add removes them.
bf_sum_data_sosi
.
data
(
c_sdp_W_beamlet_sum
-1
DOWNTO
0
)
<=
i_bf_sum_sosi
.
re
(
c_sdp_W_beamlet_sum
-1
DOWNTO
0
);
bf_sum_data_sosi
.
data
(
c_data_w
-1
DOWNTO
c_sdp_W_beamlet_sum
)
<=
i_bf_sum_sosi
.
im
(
c_sdp_W_beamlet_sum
-1
DOWNTO
0
);
bf_sum_sosi
.
re
(
c_sdp_W_beamlet_sum
-1
DOWNTO
0
)
<=
i_bf_sum_sosi
.
re
(
c_sdp_W_beamlet_sum
-1
DOWNTO
0
);
...
...
This diff is collapsed.
Click to expand it.
libraries/base/dp/src/vhdl/dp_block_from_mm.vhd
+
7
−
1
View file @
6920d175
...
...
@@ -54,6 +54,12 @@
-- to preserve the order of the user parts (e.g. real and imag, X and Y
-- polarization) in a data block.
--
-- . sync_in is an optional sync pulse to generate a sync signal at out_sosi.
-- sync_in is not equal to start_pulse as start pulse indicates the start
-- of a packet and not the start of a sync period.
-- . For generating a bsn at out_sosi, the bsn_at_sync should contain the
-- desired bsn at sync_in pulse. The bsn is increased in this component at
-- every start_pulse.
-- --------------------------------------------------------------------------
LIBRARY
IEEE
,
common_lib
;
...
...
@@ -214,7 +220,7 @@ BEGIN
v
.
sync
:
=
'1'
;
v
.
sync_in_detected
:
=
'0'
;
ELSE
v
.
bsn
:
=
STD_LOGIC_VECTOR
(
UNSIGNED
(
r
.
bsn
)
+
c_unsigned_
1
);
v
.
bsn
:
=
INCR_UVEC
(
r
.
bsn
,
1
);
END
IF
;
END
IF
;
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment