Skip to content
Snippets Groups Projects
Commit 61e02d0f authored by Kenneth Hiemstra's avatar Kenneth Hiemstra
Browse files

updated README

parent b8b931a0
No related branches found
No related tags found
1 merge request!28Master
......@@ -7,6 +7,7 @@ On uni-boards 26287-001..26287-005 (unb2b) the used FPGA is '10AX115U2F45E1SG'
-> In case of a new installation, the IP's have to be generated for Arria10.
cd ~/git/hdl
. init_hdl.sh
compile_altera_simlibs unb2b
generate_ip_libs unb2b
-> For compilation it might be necessary to check the .vhd file:
......@@ -19,10 +20,10 @@ On uni-boards 26287-001..26287-005 (unb2b) the used FPGA is '10AX115U2F45E1SG'
1. Start with the Oneclick Commands:
cd ~/git/hdl
. init_hdl.sh
quartus_config
quartus_config unb2b
# 2. Generate MMM for QSYS:
run_qsys unb2b unb2b_minimal
run_qsys_pro unb2b unb2b_minimal
3. -> From here either continue to Modelsim (simulation) or Quartus (synthesis)
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment