Skip to content
Snippets Groups Projects
Commit 5e71a078 authored by David Brouwer's avatar David Brouwer
Browse files

Added ip_agi027_xxxx_ram_crk_cw.vhd to synth_files.

parent f9bf162a
No related branches found
No related tags found
1 merge request!363Porting ram for Intel Agilex 7
Hide whitespace changes
Inline Side-by-side
libraries/technology/ip_agi027_xxxx/ram/hdllib.cfg
+ 1
− 0
View file @ 5e71a078
......@@ -10,6 +10,7 @@ synth_files =
ip_agi027_xxxx_simple_dual_port_ram_single_clock.vhd
ip_agi027_xxxx_ram_cr_cw.vhd
ip_agi027_xxxx_ram_crk_cw.vhd
ip_agi027_xxxx_ram_rw_rw.vhd
ip_agi027_xxxx_ram_r_w.vhd
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment