-
- Downloads
Add debug signals. Correct single cycle rxlink_sysref. Correct FIFO data width...
Add debug signals. Correct single cycle rxlink_sysref. Correct FIFO data width to c_jesd204b_rx_framer_data_w.
Loading
Please register or sign in to comment