Skip to content
Snippets Groups Projects
Commit 5c951cde authored by Eric Kooistra's avatar Eric Kooistra
Browse files

Added remarks on usage.

parent 60524b17
No related branches found
No related tags found
1 merge request!173Use c_sdp_S_pn = 12 and c_sdp_N_sync_jesd = 4 for JESD data and syncb lines in...
......@@ -23,6 +23,18 @@
-- . Daniel van der Schuur
-- Purpose:
-- . 1GbE wrapper for dp_statistics
-- Remark:
-- . Make sure that the Tx Eth also uses the transceiver sim model (and not
-- the transceiver IP model).
-- . The eth_clk for the Rx Eth is generated internally. The eth_clk that is
-- used for the Tx Eth should have the same timing, so initialized at '0'
-- and generated using eth_clk <= NOT eth_clk. If the sim link fails, then
-- it could be due to delta cycle difference between the Rx eth_clk and
-- the Tx eth_clk. Therefore it is better not to reassign the eth_clk like
-- in e.g. eth_clk <= tx_eth_clk, because signal assignment '<=' adds a
-- simulation delta cycle.
-- . The eth_serial_in becomes active /= '0' when the Tx Eth is actually
-- sending data, so this depends on the application or tb stimuli.
LIBRARY IEEE, common_lib, work, technology_lib, dp_lib, tech_tse_lib;
USE IEEE.STD_LOGIC_1164.ALL;
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment