Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
5c951cde
Commit
5c951cde
authored
3 years ago
by
Eric Kooistra
Browse files
Options
Downloads
Patches
Plain Diff
Added remarks on usage.
parent
60524b17
No related branches found
No related tags found
1 merge request
!173
Use c_sdp_S_pn = 12 and c_sdp_N_sync_jesd = 4 for JESD data and syncb lines in...
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
libraries/io/eth/src/vhdl/eth_statistics.vhd
+12
-0
12 additions, 0 deletions
libraries/io/eth/src/vhdl/eth_statistics.vhd
with
12 additions
and
0 deletions
libraries/io/eth/src/vhdl/eth_statistics.vhd
+
12
−
0
View file @
5c951cde
...
...
@@ -23,6 +23,18 @@
-- . Daniel van der Schuur
-- Purpose:
-- . 1GbE wrapper for dp_statistics
-- Remark:
-- . Make sure that the Tx Eth also uses the transceiver sim model (and not
-- the transceiver IP model).
-- . The eth_clk for the Rx Eth is generated internally. The eth_clk that is
-- used for the Tx Eth should have the same timing, so initialized at '0'
-- and generated using eth_clk <= NOT eth_clk. If the sim link fails, then
-- it could be due to delta cycle difference between the Rx eth_clk and
-- the Tx eth_clk. Therefore it is better not to reassign the eth_clk like
-- in e.g. eth_clk <= tx_eth_clk, because signal assignment '<=' adds a
-- simulation delta cycle.
-- . The eth_serial_in becomes active /= '0' when the Tx Eth is actually
-- sending data, so this depends on the application or tb stimuli.
LIBRARY
IEEE
,
common_lib
,
work
,
technology_lib
,
dp_lib
,
tech_tse_lib
;
USE
IEEE
.
STD_LOGIC_1164
.
ALL
;
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment