Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
52f5b5f6
Commit
52f5b5f6
authored
4 years ago
by
Pieter Donker
Browse files
Options
Downloads
Patches
Plain Diff
L2SDP-184
, processed review comment.
parent
34962202
No related branches found
No related tags found
2 merge requests
!100
Removed text for XSub that is now written in Confluence Subband correlator...
,
!62
Resolve L2SDP-184
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
libraries/base/dp/tb/vhdl/tb_dp_block_from_mm.vhd
+3
-2
3 additions, 2 deletions
libraries/base/dp/tb/vhdl/tb_dp_block_from_mm.vhd
libraries/base/dp/tb/vhdl/tb_tb_dp_block_from_mm.vhd
+2
-1
2 additions, 1 deletion
libraries/base/dp/tb/vhdl/tb_tb_dp_block_from_mm.vhd
with
5 additions
and
3 deletions
libraries/base/dp/tb/vhdl/tb_dp_block_from_mm.vhd
+
3
−
2
View file @
52f5b5f6
...
...
@@ -103,6 +103,8 @@ BEGIN
-- STIMULI
------------------------------------------------------------------------------
start_address_dly
<=
start_address
WHEN
rising_edge
(
clk
);
-- dp_block_to_mm is 1 clock behind so set address also 1 clock later.
p_init_ram
:
PROCESS
BEGIN
ram_wr_en
<=
'0'
;
...
...
@@ -124,13 +126,12 @@ BEGIN
BEGIN
start_pulse
<=
'0'
;
start_address
<=
0
;
start_address_dly
<=
0
;
proc_common_wait_until_high
(
clk
,
init_done
);
FOR
i
IN
0
TO
c_nof_blocks
-1
LOOP
start_address
<=
i
*
g_data_size
;
start_pulse
<=
'1'
;
proc_common_wait_some_cycles
(
clk
,
1
);
start_address_dly
<=
i
*
g_data_size
;
-- dp_block_to_mm is 1 clock behind so set address also 1 clock later.
start_pulse
<=
'0'
;
proc_common_wait_until_high
(
clk
,
block_done
);
END
LOOP
;
...
...
This diff is collapsed.
Click to expand it.
libraries/base/dp/tb/vhdl/tb_tb_dp_block_from_mm.vhd
+
2
−
1
View file @
52f5b5f6
...
...
@@ -23,6 +23,7 @@
-- . Test bench running multiple tb_dp_block_from_mm.vhd with different settings
--
-- Description:
--
-- --------------------------------------------------------------------------
-- > as 10
...
...
@@ -40,7 +41,7 @@ END tb_tb_dp_block_from_mm;
ARCHITECTURE
tb
OF
tb_tb_dp_block_from_mm
IS
SIGNAL
tb_end
:
STD_LOGIC
:
=
'0'
;
-- declare tb_end to avoid 'No objects found' error on 'when -label tb_end'
BEGIN
-- used generics for tb_dp_block_from_mm (g_data_size, g_step_size, g_nof_data)
u0_tst_1_1_1
:
ENTITY
work
.
tb_dp_block_from_mm
GENERIC
MAP
(
1
,
1
,
1
);
u1_tst_2_2_17
:
ENTITY
work
.
tb_dp_block_from_mm
GENERIC
MAP
(
2
,
2
,
17
);
u2_tst_2_2_256
:
ENTITY
work
.
tb_dp_block_from_mm
GENERIC
MAP
(
2
,
2
,
256
);
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment